## **SIEMENS**

# **Microcomputer Components**

16-Bit CMOS Single-Chip Microcontroller

C163-L



C163-L Revision I	History:	1998-08 Preliminary
Previous F	Releases:	12.95 Advance Information
Page	Subjects	
	3 V specif	ication introduced.
2	Ordering	codes removed.
3	Pin descri	ption corrected (pin 16, 17, 21, 40).
24	SSCBR re	emoved.
26, 27	Revised of	lescription of Absolute Maximum Ratings and Operating Conditions.
36	PLL desc	ription reworked.
39, 47	t <sub>22</sub> update	ed.
55	t <sub>35</sub> , t <sub>36</sub> , t <sub>59</sub>	g updated.
61	t <sub>200</sub> , t <sub>203</sub> ,	t <sub>204</sub> , t <sub>209</sub> updated.

#### **Edition 1998-08**

Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation Balanstraße 73, D-81541 München

© Siemens AG 1998. All Rights Reserved.

#### Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide.

Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

#### Packing

Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

#### Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components<sup>1</sup> of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

## **SIEMENS**

## C166-Family of High-Performance CMOS 16-Bit Microcontrollers

C163-L

### **Preliminary**

#### C163-L 16-Bit Microcontroller

- High Performance 16-bit CPU with 4-Stage Pipeline
- 80 ns Instruction Cycle Time at 25 MHz CPU Clock
- -400 ns Multiplication (16  $\times$  16 bit), 800 ns Division (32 / 16 bit)
- Enhanced Boolean Bit Manipulation Facilities
- Additional Instructions to Support HLL and Operating Systems
- Register-Based Design with Multiple Variable Register Banks
- Single-Cycle Context Switching Support
- 16 MBytes Total Linear Address Space for Code and Data
- 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 20 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clock Generation via on-chip PLL (1:1.5/2/2.5/3/4/5), via prescaler or via direct clock input
- On-Chip Memory Modules
- 1 KBytes On-Chip Internal RAM (IRAM)
- On-Chip Peripheral Modules
- Two Multi-Functional General Purpose Timer Units with 5 Timers
- Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
- Up to 16 MBytes External Address Space for Code and Data
- Programmable External Bus Characteristics for Different Address Ranges
- Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
- Five Programmable Chip-Select Signals
- Hold- and Hold-Acknowledge Bus Arbitration Support
- Idle and Power Down Modes
- Programmable Watchdog Timer and Oscillator Watchdog
- Up to 77 General Purpose I/O Lines
- High Speed Operation with 5 V Supply up to 25 MHz
- Low Power Operation with 3 V Supply up to 12 MHz
- Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- 100-Pin TQFP Package (Thin QFP)

This document describes the SAB-C163-LF, the SAB-C163-L25F and the SAF-C163-L25F. For simplicity all versions are referred to by the term C163-L throughout this document.

#### Introduction

The C163-L is a derivative of the Siemens C166 family of 16-bit single-chip CMOS microcontrollers. It combines high CPU performance (up to 12.5 million instructions per second) with high peripheral functionality and enhanced IO-capabilities.




Figure 1 Logic Symbol

The C163-L can be operated from a 5 V power supply as well as from a 3 V power supply (25 MHz versions C163-L25F only). Within the standard supply voltage range of  $V_{DD} = 4.5 - 5.5$  V it delivers its maximum performance at CPU clock frequencies of up to 25 MHz. Within the reduced supply voltage range of  $V_{DD} = 2.7 - 3.6$  V it provides low power operation for energy sensitive applications at CPU clock frequencies of up to 12 MHz (PLL operation is not supported in this case).

#### **Ordering Information**

The ordering code for Siemens microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, ie. its function set
- the specified temperature range
- the package
- the type of delivery.

For the available ordering codes for the C163-L please refer to the

"Product Information Microcontrollers", which summarizes all available microcontroller variants.



**Note:** The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.

#### **Pin Configuration TQFP Package**

(top view)




Figure 2



## **Pin Definitions and Functions**

Symbol	Pin Numb. TQFP	Input Out- put	Function	
P5		1	Port 5 is a	6-bit input-only port with Schmitt-Trigger characteristics. The
				rt 5 also serve as timer inputs:
P5.10	98	I	T6EUD	GPT2 Timer T6 External Up/Down Control Input
P5.11	99	I	T5EUD	GPT2 Timer T5 External Up/Down Control Input
P5.12	100	I	T6IN	GPT2 Timer T6 Count Input
P5.13	1	I	T5IN	GPT2 Timer T5 Count Input
P5.14	2	I	T4EUD	GPT1 Timer T4 External Up/Down Control Input
P5.15	3	I	T2EUD	GPT1 Timer T2 External Up/Down Control Input
XTAL1	5	I		e oscillator amplifier and input to the internal clock generator. the oscillator amplifier circuit.
XTAL2	6	0	XTAL2 ur	ne device from an external source, drive XTAL1, while leaving aconnected. Minimum and maximum high/low and rise/fall cified in the AC Characteristics must be observed.
P3		IO	programm as input, outputs ca	a 15-bit (P3.14 is missing) bidirectional I/O port. It is bit-wise able for input or output via direction bits. For a pin configured the output driver is put into high-impedance state. Port 3 in be configured as push/pull or open drain drivers. It 3 pins also serve for alternate functions:
P3.0	8		-	
P3.1	9	0	T6OUT	GPT2 Timer T6 Toggle Latch Output
P3.2	10	I	CAPIN	GPT2 Register CAPREL Capture Input
P3.3	11	0	T3OUT	GPT1 Timer T3 Toggle Latch Output
P3.4	12	I	T3EUD	GPT1 Timer T3 Ext.Up/Down Ctrl.Input
P3.5	13	I	T4IN	GPT1 Timer T4 Input for
				Count/Gate/Reload/Capture
P3.6	14	I	T3IN	GPT1 Timer T3 Count/Gate Input
P3.7	15		T2IN	GPT1 Timer T2 Input for Count/Gate/Reload/Capture
P3.8	16		-	·
P3.9	17		-	
P3.10	18	0	T×D0	ASC0 Clock/Data Output (Asyn./Syn.)
P3.11	19	IO	R×D0	ASC0 Data Input (Asyn.) or I/O (Syn.)
P3.12	20	0	BHE WRH	Ext. Memory High Byte Enable Signal, Ext. Memory High Byte Write Strobe
P3.13	21		_	, , ,
P3.15	22	0	CLKOUT	System Clock Output (=CPU Clock)



## Pin Definitions and Functions (cont'd)

Symbol	Pin Numb. TQFP	Input Out- put	Function
P4		IO	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, Port 4 can be used to output the segment address lines and it provides the SSP interface lines:
P4.0	23	0	A16 Least Significant Segment Address Line
P4.1	24	0	A17 Segment Address Line
P4.2	25	0	A18 Segment Address Line
P4.3	26	0	A19 Segment Address Line
P4.4	29	0	A20 Segment Address Line,
		0	SSPCE1 SSP Chip Enable Line 1
P4.5	30	0	A21 Segment Address Line,
		0	SSPCE0 SSP Chip Enable Line 0
P4.6	31	0	A22 Segment Address Line,
		IO	SSPDAT SSP Data Input/Output Line
P4.7	32	0	A23 Most Significant Segment Addr. Line SSPCLK SSP Clock Output Line
RD	33	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.
WR/ WRL	34	0	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See bit WRCFG in register SYSCON for mode selection.
READY	35	I	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level.
ALE	36	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.
ĒĀ	37	I	External Access Enable pin. A low level at this pin during and after Reset forces the C163-L to begin instruction execution out of external memory. A high level forces execution out of the internal ROM. The C163-L must have this pin tied to '0'.

## Pin Definitions and Functions (cont'd)

Symbol	Pin Numb. TQFP	Input Out- put	Function				
PORT0 POL.0-7 POH.0-7	41 - 48 51 - 58	Ю	PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.  Demultiplexed bus modes:  Data Path Width: 8-bit 16-bit				
			P0L.0 – P0L.7: P0H.0 – P0H.7: Multiplexed bus mo Data Path Width: P0L.0 – P0L.7: P0H.0 – P0H.7:	D0 – D7 I/O	D0 - D7 D8 - D15 16-bit AD0 - AD7 AD8 - AD15		
PORT1 P1L.0-7 P1H.0-7	59 - 66 67, 68, 71 - 76	Ю	is bit-wise programm configured as input, PORT1 is used as	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a			
RSTIN	79	I	for a minimum of 2 resets the C163-L. using only a capacito <b>Note</b> : To let the	CPU clock cycle. An internal pullup or connected to $V_{\rm S}$ reset configuration	acteristics. A low level at this pin s while the oscillator is running resistor permits power-on reset s. on of PORT0 settle and to let the f ca. 1 ms is recommended.		
RST OUT	80	0	part is executing eit	her a hardware-, a	pin is set to a low level when the a software- or a watchdog timer he EINIT (end of initialization)		
NMI	81	I	the CPU to vector to down) instruction is	the NMI trap rouexecuted, the NMI power down modern will continue to ru			



## Pin Definitions and Functions (cont'd)

Symbol	Pin Numb. TQFP	Input Out- put	Function
P6		Ю	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers.  The Port 6 pins also serve as bus interface signals:
P6.0	82	0	CSO Chip Select 0 Output
P6.1	83	0	CS1 Chip Select 1 Output
P6.2	84	0	CS2 Chip Select 2 Output
P6.3	85	0	CS3 Chip Select 3 Output
P6.4	86	0	CS4 Chip Select 4 Output
P6.5	87	I	HOLD External Master Hold Request Input
P6.6	88	I/O	HLDA Hold Acknowledge Output or Input
			(Master mode: O, Slave mode: I)
P6.7	89	0	BREQ Bus Request Output
P2.8 P2.9 P2.10 P2.11 P2.12 P2.13 P2.14 P2.15	90 91 92 93 94 95 96 97	IO	Port 2 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers.  The Port 2 pins also serve as fast external interrupt inputs:  EXOIN Fast External Interrupt 0 Input  EX1IN Fast External Interrupt 1 Input  EX2IN Fast External Interrupt 2 Input  EX3IN Fast External Interrupt 3 Input  EX4IN Fast External Interrupt 4 Input  EX5IN Fast External Interrupt 5 Input  EX6IN Fast External Interrupt 6 Input  EX7IN Fast External Interrupt 7 Input
OWE	40	I	Oscillator Watchdog Enable. This pin enables the PLL when high or disables it when low (e.g. to disable the OWD for testing purposes. An internal pullup device holds this input high if nothing is driving it.  Note: The input voltage at pin OWE must not exceed 12.6 V.  For 3 V operation pin OWE must be driven low.
$V_{DD}$	7, 28, 38, 49, 69, 78	-	Digital Supply Voltage: + 5 V or +3 V during normal operation and idle mode. ≥ 2.5 V during power down mode
$\overline{V_{ t SS}}$	4, 27, 39, 50, 70, 77	-	Digital Ground.

#### **Functional Description**

The architecture of the C163-L combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C163-L.

**Note**: All time specifications refer to a CPU clock of 25/12 MHz for 5/3 V operation (see definition in the AC Characteristics section).




Figure 3 Block Diagram

#### **Memory Organization**

The memory space of the C163-L is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

The C163-L is prepared to incorporate on-chip mask-programmable ROM, OTP or Flash memory for code or constant data. Currently no program memory is integrated.

1 KByte of on-chip RAM is provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2 \* 512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for other/future members of the C166 family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.

#### **External Bus Controller**

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which allow to access different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 5 external  $\overline{CS}$  signals (4 windows plus default) can be generated in order to save external glue logic. Access to very slow memories is supported via a particular 'Ready' function.

A HOLD/HLDA protocol is available for bus arbitration and allows to share external resources with other bus masters. The bus arbitration is enabled by setting bit HLDEN in register SYSCON. After setting HLDEN once, pins P6.7...P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In Master Mode (default after reset) the HLDA pin is an output. By setting bit DP6.7 to '1' the Slave Mode is selected where pin HLDA is switched to input. This allows to directly connect the slave controller to another master controller without glue logic.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte or to 64 KByte. In this case Port 4 outputs four, two or no address lines at all. It outputs all 8 address lines, if an address space of 16 MBytes is used.

**Note:** When the on-chip SSP Module is to be used the segment address output on Port 4 must be limited to 4 bits (ie. A19...A16) in order to enable the alternate function of the SSP interface pins.

#### **Central Processing Unit (CPU)**

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C163-L's instructions can be executed in just one machine cycle which requires 80 ns at 25-MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a  $16 \times 16$  bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 4 CPU Block Diagram

The CPU disposes of an actual register context consisting of up to 16 wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at a time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 512 words is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C163-L instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.

#### **Interrupt System**

With an interrupt response time within a range from just 200 ns to 480 ns (in case of internal program execution), the C163-L is capable of reacting very fast to the occurence of non-deterministic events.

The architecture of the C163-L supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C163-L has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

The following table shows all of the possible C163-L interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers:

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
External Interrupt 0	CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub>
External Interrupt 1	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub>
External Interrupt 2	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub>
External Interrupt 3	CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub>
External Interrupt 4	CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub>
External Interrupt 5	CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub>
External Interrupt 6	CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub>
External Interrupt 7	CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub>
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub>
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub>
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009C <sub>H</sub>	27 <sub>H</sub>
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8 <sub>H</sub>	2A <sub>H</sub>
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C <sub>H</sub>	47 <sub>H</sub>
ASC0 Receive	S0RIR	S0RIE	S0RINT	00'00AC <sub>H</sub>	2B <sub>H</sub>
ASC0 Error	S0EIR	S0EIE	S0EINT	00'00B0 <sub>H</sub>	2C <sub>H</sub>
SSP Interrupt	XP1IR	XP1IE	XP1INT	00'0104 <sub>H</sub>	41 <sub>H</sub>
PLL Unlock / OWD	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub>

The C163-L also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during runtime:

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions: Hardware Reset Software Reset Watchdog Timer Overflow		RESET RESET RESET	00,0000 <sup>H</sup> 00,0000 <sup>H</sup> 00,0000 <sup>H</sup>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	     
Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 <sub>H</sub> 00'0010 <sub>H</sub> 00'0018 <sub>H</sub>	02 <sub>H</sub> 04 <sub>H</sub> 06 <sub>H</sub>	    
Class B Hardware Traps: Undefined Opcode Protected Instruction Fault	UNDOPC PRTFLT	BTRAP BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub>	I I
Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP	00'0028 <sub>H</sub> 00'0028 <sub>H</sub> 00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub> 0A <sub>H</sub>	 
Reserved			$[2C_{H} - 3C_{H}]$	$[0B_{H} - 0F_{H}]$	
Software Traps TRAP Instruction			Any [00'0000 <sub>H</sub> – 00'01FC <sub>H</sub> ] in steps of 4 <sub>H</sub>	Any [00 <sub>H</sub> – 7F <sub>H</sub> ]	Current CPU Priority

#### **General Purpose Timer (GPT) Unit**

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of three basic modes of operation, which are Timer, Gated Timer, and Counter Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 320 ns (@ 25 MHz CPU clock).

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e. g. position tracking.




Figure 5
Block Diagram of GPT1

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer over-flow/ underflow. The state of this latch may be output on port a pin (T3OUT) e.g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.




Figure 6
Block Diagram of GPT2

With its maximum resolution of 160 ns (@ 25 MHz), the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Timer T6 has an output toggle latch (T6OTL) which changes its state on each timer overflow/underflow. Concatenation of the timers is supported via T6OTL.

The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflows/underflows of timer T6 can additionally be used to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

#### **Parallel Ports**

The C163-L provides up to 77 I/O lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. PORTO and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/17...A16 in systems where segmentation is enabled to access more than 64 KBytes of memory. Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals. Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT). Port 5 is used for timer control signals. All port lines that are not used for these alternate functions may be used as general purpose I/O lines.

#### **Serial Channels**

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (ASC0) and a Synchronous Serial Port (SSP).

**The ASC0** is upward compatible with the serial ports of the Siemens 8-bit microcontroller families and supports full-duplex asynchronous communication at up to 781 KBaud and half-duplex synchronous communication at up to 3.125 MBaud @ 25 MHz CPU clock.

A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 4 separate interrupt vectors are provided. In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data plus wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The ASC0 always shifts the LSB first. A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

**The SSP** transmits 1...3 bytes or receives 1 byte after sending 1...3 bytes synchronously to a shift clock which is generated by the SSP. The SSP can start shifting with the LSB or with the MSB and allows to select shifting and latching clock edges as well as the clock polarity. Up to two chip select lines may be activated in order to direct data transfers to one or both of two peripheral devices. One general interrupt vector is provided for the SSP.

#### **Watchdog Timer**

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 20  $\mu$ s and 336 ms can be monitored (@ 25 MHz). The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).

#### **Oscillator Watchdog**

During direct drive or prescaler operation the Oscillator Watchdog (OWD) monitors the clock signal generated by the on-chip oscillator (either with a crystal or via external clock drive). For this operation the PLL provides a clock signal which is used to supervise transitions on the oscillator clock. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the OWD activates the PLL Unlock / OWD interrupt node and supplies the CPU with the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

A low level on pin OWE disables the PLL and the OWD's interrupt output so the clock signal is derived from the oscillator clock in any case.

Note: The CPU clock source is only switched back to the oscillator clock after a hardware reset.

For 3 V operation pin OWE must always be low (OWD disabled) as the PLL cannot deliver an appropriate clock signal in this case.

**For 5 V operation** pin OWE should only be pulled low (PLL disabled) if direct drive or prescaler operation is configured. All other configurations (PLL factors) result in direct drive operation.



#### **Instruction Set Summary**

The table below lists the instructions of the C163-L in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C16x Family Instruction Set Manual".

This document also provides a detailled description of each instruction.

#### **Instruction Set Summary**

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2

### **Instruction Set Summary** (cont'd)

Mnemonic	Description	Bytes
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack und update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2
	<u> </u>	



#### **Special Function Registers Overview**

The following table lists all SFRs which are implemented in the C163-L in alphabetical order. **Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-Peripherals (SSP) are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

#### **Special Function Registers Overview**

Name		Physical Address	8-Bit Address	Description	Reset Value
ADDRSEL1		FE18 <sub>H</sub>	0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
ADDRSEL2	2	FE1A <sub>H</sub>	0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>
ADDRSELS	3	FE1C <sub>H</sub>	0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
ADDRSEL4	ļ	FE1E <sub>H</sub>	0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
BUSCON0	b	FF0C <sub>H</sub>	86 <sub>H</sub>	Bus Configuration Register 0	0XX0 <sub>H</sub>
BUSCON1	b	FF14 <sub>H</sub>	8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>
BUSCON2	b	FF16 <sub>H</sub>	8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>
BUSCON3	b	FF18 <sub>H</sub>	8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>
BUSCON4	b	FF1A <sub>H</sub>	8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>
CAPREL		FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000 <sub>H</sub>
CC8IC	b	FF88 <sub>H</sub>	C4 <sub>H</sub>	EX0IN Interrupt Control Register	0000 <sub>H</sub>
CC9IC	b	FF8A <sub>H</sub>	C5 <sub>H</sub>	EX1IN Interrupt Control Register	0000 <sub>H</sub>
CC10IC	b	FF8C <sub>H</sub>	C6 <sub>H</sub>	EX2IN Interrupt Control Register	0000 <sub>H</sub>
CC11IC	b	FF8E <sub>H</sub>	C7 <sub>H</sub>	EX3IN Interrupt Control Register	0000 <sub>H</sub>
CC12IC	b	FF90 <sub>H</sub>	C8 <sub>H</sub>	EX4IN Interrupt Control Register	0000 <sub>H</sub>
CC13IC	b	FF92 <sub>H</sub>	C9 <sub>H</sub>	EX5IN Interrupt Control Register	0000 <sub>H</sub>
CC14IC	b	FF94 <sub>H</sub>	CA <sub>H</sub>	EX6IN Interrupt Control Register	0000 <sub>H</sub>
CC15IC	b	FF96 <sub>H</sub>	CB <sub>H</sub>	EX7IN Interrupt Control Register	0000 <sub>H</sub>
СР		FE10 <sub>H</sub>	08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>
CRIC	b	FF6A <sub>H</sub>	B5 <sub>H</sub>	GPT2 CAPREL Interrupt Control Register	0000 <sub>H</sub>
CSP		FE08 <sub>H</sub>	04 <sub>H</sub>	CPU Code Segment Pointer Register (read only)	0000 <sub>H</sub>



## Special Function Registers Overview (cont'd)

Name		Physical Address	8-Bit Address	Description	Reset Value
DP0L	b	F100 <sub>H</sub> <b>E</b>	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP0H	b	F102 <sub>H</sub> <b>E</b>	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub> <b>E</b>	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub> <b>E</b>	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>	E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>	E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>	E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>	E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>	00 <sub>H</sub>	CPU Data Page Pointer 0 Register (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>	01 <sub>H</sub>	CPU Data Page Pointer 1 Register (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>	02 <sub>H</sub>	CPU Data Page Pointer 2 Register (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>	03 <sub>H</sub>	CPU Data Page Pointer 3 Register (10 bits)	0003 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub> <b>E</b>	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
MDC	b	FF0E <sub>H</sub>	87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>	06 <sub>H</sub>	CPU Multiply Divide Register – High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>	07 <sub>H</sub>	CPU Multiply Divide Register – Low Word	0000 <sub>H</sub>
ODP2	b	F1C2 <sub>H</sub> <b>E</b>	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>
ODP3	b	F1C6 <sub>H</sub> <b>E</b>	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP6	b	F1CE <sub>H</sub> <b>E</b>	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
ONES		FF1E <sub>H</sub>	8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>
P0L	b	FF00 <sub>H</sub>	80 <sub>H</sub>	Port 0 Low Register (Lower half of PORT0)	00 <sub>H</sub>
P0H	b	FF02 <sub>H</sub>	81 <sub>H</sub>	Port 0 High Register (Upper half of PORT0)	00 <sub>H</sub>
P1L	b	FF04 <sub>H</sub>	82 <sub>H</sub>	Port 1 Low Register (Lower half of PORT1)	00 <sub>H</sub>
P1H	b	FF06 <sub>H</sub>	83 <sub>H</sub>	Port 1 High Register (Upper half of PORT1)	00 <sub>H</sub>
P2	b	FFC0 <sub>H</sub>	E0 <sub>H</sub>	Port 2 Register	0000 <sub>H</sub>
P3	b	FFC4 <sub>H</sub>	E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
P4	b	FFC8 <sub>H</sub>	E4 <sub>H</sub>	Port 4 Register (8 bits)	00 <sub>H</sub>
P5	b	FFA2 <sub>H</sub>	D1 <sub>H</sub>	Port 5 Register (read only)	XXXX <sub>H</sub>

## Special Function Registers Overview (cont'd)

Name		Physical Address	8-Bit Address	Description	Reset Value
P6	b	FFCC <sub>H</sub>	E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>
PECC0		FEC0 <sub>H</sub>	60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1		FEC2 <sub>H</sub>	61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2		FEC4 <sub>H</sub>	62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>
PECC3		FEC6 <sub>H</sub>	63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>
PECC4		FEC8 <sub>H</sub>	64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>
PECC5		FECA <sub>H</sub>	65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>
PECC6		FECC <sub>H</sub>	66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>
PECC7		FECE <sub>H</sub>	67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>
PSW	b	FF10 <sub>H</sub>	88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>
RP0H	b	F108 <sub>H</sub> <b>E</b>	84 <sub>H</sub>	System Startup Configuration Register (Rd. only)	XX <sub>H</sub>
S0BG		FEB4 <sub>H</sub>	5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>
S0CON	b	FFB0 <sub>H</sub>	D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
S0EIC	b	FF70 <sub>H</sub>	B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Control Register	0000 <sub>H</sub>
S0RBUF		FEB2 <sub>H</sub>	59 <sub>H</sub>	Serial Channel 0 Receive Buffer Register (read only)	XX <sub>H</sub>
S0RIC	b	FF6E <sub>H</sub>	B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>
S0TBIC	b	F19C <sub>H</sub> <b>E</b>	CE <sub>H</sub>	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
S0TBUF		FEB0 <sub>H</sub>	58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Register (write only)	00 <sub>H</sub>
S0TIC	b	FF6C <sub>H</sub>	B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>
SP		FE12 <sub>H</sub>	09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
SSPCON0		EF00 <sub>H</sub> X		SSP Control Register 0	0000 <sub>H</sub>
SSPCON1		EF02 <sub>H</sub> X		SSP Control Register 1	0000 <sub>H</sub>
SSPRTB		EF04 <sub>H</sub> X		SSP Receive/Transmit Buffer	XXXX <sub>H</sub>
SSPTBH		EF06 <sub>H</sub> X		SSP Transmit Buffer High	XXXX <sub>H</sub>
STKOV		FE14 <sub>H</sub>	0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>



### **Special Function Registers Overview** (cont'd)

Name Physical Address		8-Bit Address	Description	Reset Value	
STKUN		FE16 <sub>H</sub>	0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>
SYSCON	b	FF12 <sub>H</sub>	89 <sub>H</sub>	CPU System Configuration Register	0XX0 <sub>H</sub> <sup>1)</sup>
T2		FE40 <sub>H</sub>	20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T2CON	b	FF40 <sub>H</sub>	A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
T2IC	b	FF60 <sub>H</sub>	B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
T3		FE42 <sub>H</sub>	21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T3CON	b	FF42 <sub>H</sub>	A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
T3IC	b	FF62 <sub>H</sub>	B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
T4		FE44 <sub>H</sub>	22 <sub>H</sub>	GPT1 Timer 4 Register	0000 <sub>H</sub>
T4CON	b	FF44 <sub>H</sub>	A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>
T4IC	b	FF64 <sub>H</sub>	B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
T5		FE46 <sub>H</sub>	23 <sub>H</sub>	GPT2 Timer 5 Register	0000 <sub>H</sub>
T5CON	b	FF46 <sub>H</sub>	A3 <sub>H</sub>	GPT2 Timer 5 Control Register	0000 <sub>H</sub>
T5IC	b	FF66 <sub>H</sub>	B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register	0000 <sub>H</sub>
T6		FE48 <sub>H</sub>	24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
T6CON	b	FF48 <sub>H</sub>	A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>
T6IC	b	FF68 <sub>H</sub>	B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>
TFR	b	FFAC <sub>H</sub>	D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
WDT		FEAE <sub>H</sub>	57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
WDTCON		FFAE <sub>H</sub>	D7 <sub>H</sub>	Watchdog Timer Control Register	000X <sub>H</sub> <sup>2)</sup>
XP1IC	b	F18E <sub>H</sub> <b>E</b>	C7 <sub>H</sub>	SSP Interrupt Control Register	0000 <sub>H</sub>
XP3IC	b	F19E <sub>H</sub> <b>E</b>	CF <sub>H</sub>	PLL/OWD Interrupt Control Register	0000 <sub>H</sub>
ZEROS	b	FF1C <sub>H</sub>	8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

<sup>1)</sup> The system configuration is selected during reset.

<sup>2)</sup> Bit WDTR indicates a watchdog timer triggered reset.



#### **Absolute Maximum Ratings**

Parameter	Symbol	Limit	Values	Unit	Notes	
		min.	max.			
Storage temperature	$T_{ST}$	-65	150	°C		
Voltage on $V_{\rm DD}$ pins with respect to ground ( $V_{\rm SS}$ )	$V_{DD}$	-0.5	6.5	V		
Voltage on any pin with respect to ground $(V_{SS})$	$V_{IN}$	-0.5	V <sub>DD</sub> +0.5	V		
Input current on any pin during overload condition		-10	10	mA		
Absolute sum of all input currents during overload condition		-	100	mA		
Power dissipation	$P_{DISS}$	-	1.5	W		

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

During absolute maximum rating overload conditions ( $V_{\rm IN} > V_{\rm DD}$  or  $V_{\rm IN} < V_{\rm SS}$ ) the voltage on  $V_{\rm DD}$  pins with respect to ground ( $V_{\rm SS}$ ) must not exceed the values defined by the absolute maximum ratings.

#### **Operating Conditions**

The following operating conditions must not be exceeded in order to ensure correct operation of the C163-L. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Parameter	Symbol	Limi	t Values	Unit	Notes	
		min.	max.			
Digital supply voltage	$V_{DD}$	4.5	5.5	V	Active mode, f <sub>CPUmax</sub> = 25 MHz	
		2.5	5.5	V	PowerDown mode	
Reduced digital supply voltage	$V_{DD}$	2.7	3.6	V	Active mode, f <sub>CPUmax</sub> = 12 MHz	
Digital ground voltage	$V_{ t SS}$	0		V	Reference voltage	
Overload current	$I_{OV}$	-	±5	mA	Per pin 1) 2)	
Absolute sum of overload currents	$\Sigma/I_{OV}$	-	50	mA		
Ambient temperature	$T_{A}$	0	70	°C	SAB-C163-L	
		-40	85	°C	SAF-C163-L	

<sup>1)</sup> Overload conditions occur if the standard operatings conditions are exceeded, ie. the voltage on any pin exceeds the specified range (ie.  $V_{\rm OV} > V_{\rm DD} + 0.5 \, \rm V$ , except pin OWE, or  $V_{\rm OV} < V_{\rm SS} - 0.5 \, \rm V$ ). The absolute sum of input overload currents on all port pins may not exceed **50 mA**. The supply voltage must remain within the specified limits.

2) Not 100% tested, guaranteed by design characterization.

**Note:** Operation at reduced supply voltage is defined for the 25 MHz devices (SA\*-C163L25F) only.

#### **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the C163-L and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

#### CC (Controller Characteristics):

The logic of the C163-L will provide signals with the respective timing characteristics.

#### **SR** (System Requirement):

The external system must provide signals with the respective timing characteristics to the C163-L.



## **DC Characteristics** (Standard Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input low voltage	$V_{IL}$ SR	- 0.5	0.2 V <sub>DD</sub> - 0.1	V	-
Input high voltage (all except RSTIN and XTAL1)	V <sub>IH</sub> SR	0.2 V <sub>DD</sub> + 0.9	$V_{\rm DD}$ + 0.5	V	_
Input high voltage RSTIN	$V_{ m IH1}$ SR	0.6 $V_{ m DD}$	$V_{\rm DD}$ + 0.5	V	_
Input high voltage XTAL1	$V_{ m IH2}$ SR	$0.7~V_{ m DD}$	$V_{\rm DD}$ + 0.5	V	_
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	-	0.45	V	$I_{\rm OL}$ = 2.4 mA
Output low voltage (all other outputs)	$V_{OL1}$ CC	_	0.45	V	$I_{\rm OL1} = 1.6 \ {\rm mA}$
Output high voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OH</sub> CC	0.9 V <sub>DD</sub> 2.4		V V	$I_{\rm OH} = -500~\mu{\rm A}$ $I_{\rm OH} = -2.4~{\rm mA}$
Output high voltage 1) (all other outputs)	$V_{OH1}$ CC	$\begin{array}{c} 0.9 \ V_{\rm DD} \\ 2.4 \end{array}$	_	V V	$I_{\rm OH} = -250 \; \mu {\rm A}$ $I_{\rm OH} = -1.6 \; {\rm mA}$
Input leakage current (Port 5)	$I_{OZ1}$ CC	_	±200	nA	$0.45 \text{ V} < V_{IN} < V_{DD}$
Input leakage current (all other)	$I_{ m OZ2}$ CC	_	±500	nA	$0.45 \ V < V_{IN} < V_{DD}$
RSTIN pullup resistor	$R_{RST}$ CC	50	250	kΩ	_
Read/Write inactive current <sup>2)</sup>	$I_{RWH}$ 3)	_	-40	μΑ	$V_{OUT}$ = 2.4 V
Read/Write active current <sup>2)</sup>	I <sub>RWL</sub> 4)	-500	_	μΑ	$V_{\mathrm{OUT}} = V_{\mathrm{OLmax}}$
ALE inactive current 2)	$I_{ALEL}$ 3)	_	40	μΑ	$V_{ m OUT} = V_{ m OLmax}$
ALE active current <sup>2)</sup>	$I_{ALEH}$ 4)	500	_	μΑ	$V_{OUT}$ = 2.4 V
Port 6 inactive current <sup>2)</sup>	I <sub>P6H</sub> 3)	_	-40	μΑ	$V_{OUT}$ = 2.4 V
Port 6 active current <sup>2)</sup>	I <sub>P6L</sub> 4)	-500	_	μΑ	$V_{\mathrm{OUT}} = V_{\mathrm{OL1max}}$
PORT0 configuration current <sup>2)</sup>	$I_{\text{POH}}$ 3)	_	-10	μΑ	$V_{IN} = V_{IHmin}$
	$I_{POL}$ 4)	-100	_	μΑ	$V_{IN} = V_{ILmax}$
XTAL1 input current	$I_{IL}$ CC	_	±20	μΑ	$0 \ V < V_{IN} < V_{DD}$
Pin capacitance <sup>5)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	$f$ = 1 MHz $T_A$ = 25 °C
Power supply current (at 5 V supply voltage)	$I_{DD5}$	_	10 + 3.5 * f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IL2}}$ $f_{\text{CPU}} \text{ in [MHz]}^{6)}$

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Idle mode supply current (at 5 V supply voltage)	$I_{ID5}$	_	2 + 1.1 * f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{6)}$
Power-down mode supply current (at 5 V supply voltage)	$I_{PD5}$	_	50	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{7)}$

- 1) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 2) This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used for  $\overline{\text{CS}}$  output and the open drain function is not enabled.
- 3) The maximum current may be drawn while the respective signal line remains inactive.
- 4) The minimum current must be drawn in order to drive the respective signal line active.
- 5) Not 100% tested, guaranteed by design characterization.
- 6) The supply current is a function of the operating frequency. This dependency is illustrated in the figure below. These parameters are tested at  $V_{\rm DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .
- 7) This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  0.1 V to  $V_{\rm DD}$ ,  $V_{\rm REF}$  = 0 V, all outputs (including pins configured as outputs) disconnected.



## **DC Characteristics** (Reduced Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input low voltage	$V_{IL}$ SR	- 0.5	0.8	V	_
Input high voltage (all except RSTIN and XTAL1)	$V_{IH}$ SR	1.8	$V_{\rm DD}$ + 0.5	V	-
Input high voltage RSTIN	$V_{IH1}$ SR	$0.6~V_{ m DD}$	$V_{\rm DD}$ + 0.5	V	_
Input high voltage XTAL1	$V_{ m IH2}$ SR	$0.7~V_{ m DD}$	$V_{\rm DD}$ + 0.5	V	_
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	_	0.45	V	$I_{\rm OL}$ = 1.6 mA
Output low voltage (all other outputs)	$V_{OL1}$ CC	_	0.45	V	$I_{\rm OL1}$ = 1.0 mA
Output high voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OH</sub> CC	0.9 V <sub>DD</sub>	-	V	$I_{\rm OH} = -500 \; \mu {\rm A}$
Output high voltage <sup>1)</sup> (all other outputs)	$V_{OH1}$ CC	0.9 V <sub>DD</sub>	_	V	$I_{\rm OH} = -250~\mu{\rm A}$
Input leakage current (Port 5)	$I_{\rm OZ1}$ CC	_	±200	nA	$0.45 \; \mathrm{V} < V_{\mathrm{IN}} < V_{\mathrm{DD}}$
Input leakage current (all other)	$I_{ m OZ2}$ CC	_	±500	nA	$0.45 \; \mathrm{V} < V_{\mathrm{IN}} < V_{\mathrm{DD}}$
RSTIN pullup resistor	$R_{RST}$ CC	50	250	kΩ	_
Read/Write inactive current <sup>2)</sup>	$I_{RWH}$ 3)	_	-10	μΑ	$V_{OUT}$ = 2.4 V
Read/Write active current <sup>2)</sup>	$I_{RWL}$ 4)	-500	_	μΑ	$V_{\mathrm{OUT}} = V_{\mathrm{OLmax}}$
ALE inactive current <sup>2)</sup>	$I_{ALEL}$ 3)	_	20	μΑ	$V_{\mathrm{OUT}} = V_{\mathrm{OLmax}}$
ALE active current <sup>2)</sup>	$I_{ALEH}$ 4)	500	_	μΑ	$V_{OUT}$ = 2.4 V
Port 6 inactive current <sup>2)</sup>	$I_{P6H}$ 3)	_	-10	μΑ	$V_{OUT}$ = 2.4 V
Port 6 active current <sup>2)</sup>	$I_{\rm P6L}$ <sup>4)</sup>	-500	_	μΑ	$V_{OUT} = V_{OL1max}$
PORT0 configuration current <sup>2)</sup>	$I_{POH}$ 3)	_	-5	μΑ	$V_{IN} = V_{IHmin}$
	$I_{POL}$ 4)	-100	_	μΑ	$V_{IN} = V_{ILmax}$
XTAL1 input current	$I_{IL}$ CC	_	±20	μΑ	$0 \ V < V_{IN} < V_{DD}$
Pin capacitance <sup>5)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	f = 1 MHz T <sub>A</sub> = 25 °C
Power supply current (at 3 V supply voltage)	$I_{DD3}$	_	10 + 1.5 * f <sub>CPU</sub>	mA	$ RSTIN = V_{IL2}  f_{CPU} in [MHz] 6) $

Parameter	Symbol	Limit '	Values	Unit	Test Condition
		min.	max.		
Idle mode supply current (at 3 V supply voltage)	$I_{ID3}$	_	2 + 0.7 * f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{6)}$
Power-down mode supply current (at 3 V supply voltage)	$I_{PD3}$	_	30	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{7)}$

- 1) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 2) This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used for  $\overline{\text{CS}}$  output and the open drain function is not enabled.
- 3) The maximum current may be drawn while the respective signal line remains inactive.
- 4) The minimum current must be drawn in order to drive the respective signal line active.
- 5) Not 100% tested, guaranteed by design characterization.
- 6) The supply current is a function of the operating frequency. This dependency is illustrated in the figure below. These parameters are tested at  $V_{\rm DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .
- 7) This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  0.1 V to  $V_{\rm DD}$ ,  $V_{\rm REF}$  = 0 V, all outputs (including pins configured as outputs) disconnected.






Figure 7
Supply/Idle Current as a Function of Operating Frequency

#### **Testing Waveforms**



AC inputs during testing are driven at 2.4 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at  $V_{\rm IH}$  min for a logic '1' and  $V_{\rm IL}$  max for a logic '0'.

Figure 8 Input Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, but begins to float when a 100 mV change from the loaded  $V_{\rm OH}/V_{\rm OL}$  level occurs ( $I_{\rm OH}/I_{\rm OL}$  = 20 mA).

Figure 9
Float Waveforms

## AC Characteristics Definition of Internal Timing

The internal operation of the C163-L is controlled by the internal CPU clock f<sub>CPU</sub>. Both edges of the CPU clock can trigger internal (eg. pipeline) or external (eg. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see figure below).




Figure 10
Generation Mechanisms for the CPU Clock

The CPU clock signal can be generated via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate  $f_{CPU}$ . This influence must be regarded when calculating the timings for the C163-L.

Note: The example for PLL operation shown in the figure above refers to a PLL factor of 4.

The used mechanism to generate the CPU clock is selected during reset via the logic levels on pins P0.15-13 (P0H.7-5).

The table below associates the combinations of these three bits with the respective clock generation mode.

C163-L	Clock	Generation	Modes
--------	-------	------------	-------

P0.15-13 (P0H.7-5)	CPU Frequency f <sub>CPU</sub> = f <sub>OSC</sub> * F	External Clock Input Range 1)	Notes
1 1 1	f <sub>osc</sub> * 4	2.5 to 6.25 MHz	Default configuration
1 1 0	f <sub>osc</sub> * 3	3.33 to 8.33 MHz	
1 0 1	f <sub>osc</sub> * 2	5 to 12.5 MHz	
1 0 0	f <sub>osc</sub> * 5	2 to 5 MHz	
0 1 1	f <sub>osc</sub> * 1	1 to 25 MHz	Direct drive <sup>2)</sup>
0 1 0	f <sub>osc</sub> * 1.5	6.66 to 16.6 MHz	
0 0 1	fosc / 2	2 to 50 MHz	CPU clock via prescaler
0 0 0	f <sub>osc</sub> * 2.5	4 to 10 MHz	

- 1) The external clock input range refers to a CPU clock range of 10...25 MHz.
- 2) The maximum frequency depends on the duty cycle of the external clock signal.

  Direct drive is also selected instead of PLL operation if pin OWE = '0' in such a case.

## **Prescaler Operation**

When pins P0.15-13 (P0H.7-5) equal '001' during reset the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of  $f_{CPU}$  is half the frequency of  $f_{OSC}$  and the high and low time of  $f_{CPU}$  (ie. the duration of an individual TCL) is defined by the period of the input clock  $f_{OSC}$ .

The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of f<sub>OSC</sub> for any TCL.

#### **Direct Drive**

When pins P0.15-13 (P0H.7-5) equal '011' during reset the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of  $f_{CPU}$  directly follows the frequency of  $f_{OSC}$  so the high and low time of  $f_{CPU}$  (ie. the duration of an individual TCL) is defined by the duty cycle of the input clock  $f_{OSC}$ .

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

$$TCL_{min} = 1/f_{OSC} * DC_{min}$$
 (DC = duty cycle)

For two consecutive TCLs the deviation caused by the duty cycle of  $f_{OSC}$  is compensated so the duration of 2TCL is always  $1/f_{OSC}$ . The minimum value  $TCL_{min}$  therefore has to be used only once for timings that require an odd number of TCLs (1,3,...). Timings that require an even number of TCLs (2,4,...) may use the formula 2TCL =  $1/f_{OSC}$ .

**Note:** The address float timings in Multiplexed bus mode ( $t_{11}$  and  $t_{45}$ ) use the maximum duration of TCL (TCL<sub>max</sub> =  $1/f_{OSC}$  \* DC<sub>max</sub>) instead of TCL<sub>min</sub>.

## **Phase Locked Loop**

For all other combinations of pins P0.15-13 (P0H.7-5) during reset the on-chip phase locked loop is enabled and provides the CPU clock (see table above). The PLL multiplies the input frequency by the factor  ${\bf F}$  which is selected via the combination of pins P0.15-13 (i.e.  $f_{CPU} = f_{OSC} * {\bf F}$ ). With every  ${\bf F}$ 'th transition of  $f_{OSC}$  the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothely, i.e. the CPU clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of  $f_{CPU}$  is constantly adjusted so it is locked to  $f_{OSC}$ . The slight variation causes a jitter of  $f_{CPU}$  which also effects the duration of individual TCLs.

The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and figure below).

For a period of N \* TCL the minimum value is computed using the corresponding deviation D<sub>N</sub>:

So for a period of 3 TCLs @ 25 MHz (i.e. N = 3):  $D_3 = (13.3 + 3 \cdot 6.3) / 25 = 1.288$  ns, and  $(3TCL)_{min} = 3TCL_{NOM} - 1.288$  ns = 58.7 ns (@  $f_{CPU} = 25$  MHz).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is neglectible.

**Note:** For all periods longer than 40 TCL the N=40 value can be used (see figure below).




Figure 11
Approximated Maximum Accumulated PLL Jitter

**Note:** The PLL only operates within the standard supply voltage range of  $V_{DD} = 4.5 - 5.5 \text{ V}$ .



External Clock Drive XTAL1 (Standard Supply Voltage Range)

(Operating Conditions apply)

Parameter	Sym	bol	Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			min.	max.	min.	max.	min.	max.	
Oscillator period	$t_{\rm OSC}$	SR	40	1000	20	500	60 <sup>1)</sup>	500 <sup>1)</sup>	ns
High time	$t_1$	SR	18 <sup>2)</sup>	_	6 <sup>2)</sup>	_	10 <sup>2)</sup>	_	ns
Low time	$t_2$	SR	18 <sup>2)</sup>	_	6 <sup>2)</sup>	_	10 <sup>2)</sup>	_	ns
Rise time	$t_3$	SR	_	10 <sup>2)</sup>	_	6 <sup>2)</sup>	_	10 <sup>2)</sup>	ns
Fall time	$t_4$	SR	_	10 <sup>2)</sup>	_	6 <sup>2)</sup>	_	10 <sup>2)</sup>	ns

<sup>1)</sup> The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation mode. Please see respective table above.

## **AC Characteristics**

External Clock Drive XTAL1 (Reduced Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol		Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			min.	max.	min.	max.	min.	max.	
Oscillator period	$t_{\rm OSC}$	SR	83	1000	42	500	_	_	ns
High time	<i>t</i> <sub>1</sub>	SR	36 <sup>1)</sup>	_	10 <sup>1)</sup>	_	_	_	ns
Low time	$t_2$	SR	36 <sup>1)</sup>	_	10 <sup>1)</sup>	_	_	_	ns
Rise time	$t_3$	SR	_	10 <sup>1)</sup>	_	6 <sup>1)</sup>	_	_	ns
Fall time	$t_4$	SR	_	10 <sup>1)</sup>	_	6 <sup>1)</sup>	_	_	ns

<sup>1)</sup> The clock input signal must reach the defined levels  $V_{\rm IL}$  and  $V_{\rm IH2}$ .

<sup>2)</sup> The clock input signal must reach the defined levels  $V_{\rm IL}$  and  $V_{\rm IH2}$ .




Figure 12
External Clock Drive XTAL1

## **Memory Cycle Variables**

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

Description	Symbol	Values
ALE Extension	$t_{A}$	TCL * <alectl></alectl>
Memory Cycle Time Waitstates	$t_{C}$	2TCL * (15 - <mctc>)</mctc>
Memory Tristate Time	$t_{F}$	2TCL * (1 - <mttc>)</mttc>



Multiplexed Bus (Standard Supply Voltage Range)

(Operating Conditions apply,  $C_L = 100 \text{ pF}$ )

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol			PU Clock MHz		CPU Clock 1 to 25 MHz	Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub> C	С	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub> C	С	4 + t <sub>A</sub>	_	TCL - 16 + t <sub>A</sub>	_	ns
Address hold after ALE	<i>t</i> <sub>7</sub> C	С	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub> C	С	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	<i>t</i> <sub>9</sub> C	С	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns
Address float after RD, WR (with RW-delay)	<i>t</i> <sub>10</sub> C	С	_	6	_	6	ns
Address float after $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	<i>t</i> <sub>11</sub> C	С	_	26	_	TCL + 6	ns
RD, WR low time (with RW-delay)	<i>t</i> <sub>12</sub> C	С	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub> C	С	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	<i>t</i> <sub>14</sub> S	R	_	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	<i>t</i> <sub>15</sub> S	R	_	40 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub> S	R	_	40 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	<i>t</i> <sub>17</sub> S	R	_	50 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	<i>t</i> <sub>18</sub> S	R	0	_	0	_	ns
Data float after RD	t <sub>19</sub> S	R	_	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub> C	С	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	_	ns
Data hold after WR	<i>t</i> <sub>23</sub> C	С	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE rising edge after $\overline{\text{RD}}$ , $\overline{\text{WR}}$	t <sub>25</sub> C	С	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns

Parameter	Symbol			PU Clock MHz		CPU Clock 1 to 25 MHz	Unit
			min.	max.	min.	max.	
Address hold after RD, WR	t <sub>27</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to CS	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In	t <sub>39</sub>	SR	_	40 + t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>40</sub>	CC	46 + t <sub>F</sub>	_	3TCL - 14 + t <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	16 + t <sub>A</sub>	_	TCL - 4 + t <sub>A</sub>	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	CC	-4 + t <sub>A</sub>	_	-4 + t <sub>A</sub>	_	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub>	CC	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	CC	_	20	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t <sub>46</sub>	SR	_	16 + t <sub>C</sub>	_	2TCL - 24 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	t <sub>47</sub>	SR	_	36 + t <sub>C</sub>	_	3TCL - 24 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub>	CC	26 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS	t <sub>52</sub>	SR	_	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub>	CC	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>56</sub>	СС	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns

Multiplexed Bus (Reduced Supply Voltage Range)

(Operating Conditions apply,  $C_L = 100 \text{ pF}$ )

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (250 ns at 12 MHz CPU clock without waitstates)

Parameter	Symbo		PU Clock 2 MHz		CPU Clock 1 to 12 MHz	Unit
		min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub> CC	$22 + t_{A}$	_	TCL - 20 + t <sub>A</sub>	_	ns
Address setup to ALE	$t_6$ CC	$\frac{12 + t_A}{}$	_	TCL - $30 + t_A$	_	ns
Address hold after ALE	$t_7$ CC	$\frac{1}{2}$ 32 + $t_A$	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	t <sub>8</sub> CC	$\frac{1}{2}$ 32 + $t_A$	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	<i>t</i> <sub>9</sub> CO	$-10 + t_A$	-	-10 + t <sub>A</sub>	_	ns
Address float after RD, WR (with RW-delay)	t <sub>10</sub> CO	-	6	_	6	ns
Address float after $\overline{RD}$ , $\overline{WR}$ (no RW-delay)	t <sub>11</sub> CO	-	48	_	TCL + 6	ns
RD, WR low time (with RW-delay)	t <sub>12</sub> CC	$c = 63 + t_{\rm C}$	-	2TCL - 20 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub> CC	105 + t <sub>C</sub>	-	3TCL - 20 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub> SF	R –	49 + t <sub>C</sub>	_	2TCL - 34 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	<i>t</i> <sub>15</sub> SF	R —	91 + t <sub>C</sub>	_	3TCL - 34 + t <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub> SF	R —	93 + t <sub>A</sub> + t <sub>C</sub>	-	3TCL - 32 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	<i>t</i> <sub>17</sub> SF	R –	115 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 52 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	t <sub>18</sub> SF	R 0	-	0	_	ns
Data float after RD	t <sub>19</sub> SF	R _	69 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub> CO	$2 + t_{\rm C}$	-	2TCL - 36 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>23</sub> CO	69 + t <sub>F</sub>	-	2TCL - 14 + t <sub>F</sub>	_	ns
ALE rising edge after $\overline{\text{RD}}$ , $\overline{\text{WR}}$	t <sub>25</sub> CO	69 + t <sub>F</sub>	-	2TCL - 14 + t <sub>F</sub>	_	ns



Parameter	Symbol			PU Clock MHz	Variable C	PU Clock I to 12 MHz	Unit
			min.	max.	min.	max.	
Address hold after RD, WR	t <sub>27</sub>	СС	69 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to CS	t <sub>38</sub>	СС	-10 - t <sub>A</sub>	10 - t <sub>A</sub>	-10 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In	t <sub>39</sub>	SR	_	89 + t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 36 + t <sub>C</sub> +2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>40</sub>	СС	105 + t <sub>F</sub>	_	3TCL - 20 + t <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	СС	36 + t <sub>A</sub>	_	TCL - 6 + t <sub>A</sub>	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	СС	-6 + t <sub>A</sub>	_	-6 + t <sub>A</sub>	_	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub>	СС	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	СС	_	42	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t46	SR	_	45 + tc	_	2TCL - 38 + tc	ns
RdCS to Valid Data In (no RW delay)	t47	SR	_	87 + tc	_	3TCL - 38 + tc	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	СС	69 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	СС	111 + t <sub>C</sub>	_	3TCL - 14 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub>	СС	53 + t <sub>C</sub>	_	2TCL - 30 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS	t <sub>52</sub>	SR	_	63 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub>	СС	63 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>56</sub>	СС	63 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns




Figure 13-1 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Normal ALE




Figure 13-2 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE




Figure 13-3
External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Normal ALE




Figure 13-4
External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE

**Demultiplexed Bus** (Standard Supply Voltage Range)

(Operating Conditions apply,  $C_L = 100 \text{ pF}$ )

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Syn	nbol		PU Clock 5 MHz		CPU Clock 1 to 25 MHz	Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	_	TCL - 16 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	<i>t</i> <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	20 + t <sub>C</sub>	-	2TCL - 20 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	40 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub>	SR	_	40 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	50 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	_	0	_	ns
Data float after RD rising edge (with RW-delay 1)	t <sub>20</sub>	SR	_	26 + t <sub>F</sub>	_	$2TCL - 14 + 2t_A + t_F^{1)}$	ns
Data float after RD rising edge (no RW-delay 1)	t <sub>21</sub>	SR	_	10 + t <sub>F</sub>	_	TCL - 10 + 2t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns
Data valid to WR	t <sub>22</sub>	СС	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>24</sub>	CC	10 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after $\overline{\text{RD}}$ , $\overline{\text{WR}}$	t <sub>26</sub>	CC	-10 + t <sub>F</sub>	_	-10 + t <sub>F</sub>	_	ns
Address hold after WR 2)	t <sub>28</sub>	СС	0 + t <sub>F</sub>	_	0 + t <sub>F</sub>	_	ns
ALE falling edge to CS	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	ns



Parameter	Symbol			PU Clock 5 MHz		CPU Clock 1 to 25 MHz	Unit
			min.	max.	min.	max.	
CS low to Valid Data In	t <sub>39</sub>	SR	_	40 + t <sub>C</sub> + 2t <sub>A</sub>	-	3TCL - 20 + t <sub>C</sub> +2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>41</sub>	CC	6 + t <sub>F</sub>	_	TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	CC	16 + t <sub>A</sub>	_	TCL - 4 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	-4 + t <sub>A</sub>	_	-4 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	16 + t <sub>C</sub>	-	2TCL - 24 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	36 + t <sub>C</sub>	-	3TCL - 24 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	СС	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub>	CC	26 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS (with RW-delay)	t <sub>53</sub>	SR	_	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Data float after RdCS (no RW-delay)	t <sub>68</sub>	SR	_	0 + t <sub>F</sub>	-	TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>55</sub>	СС	-6 + t <sub>F</sub>	_	-6 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>57</sub>	CC	6 + t <sub>F</sub>	_	TCL - 14 + t <sub>F</sub>	_	ns

<sup>1)</sup> RW-delay and  $t_{\rm A}$  refer to the next following bus cycle.

<sup>2)</sup> Read data are latched with the same clock edge that triggers the address change and the rising  $\overline{\text{RD}}$  edge. Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on read cycles.



Demultiplexed Bus (Reduced Supply Voltage Range)

(Operating Conditions apply,  $C_L = 100 \text{ pF}$ )

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (166.7 ns at 12 MHz CPU clock without waitstates)

Parameter	Syn	nbol		PU Clock MHz		CPU Clock 1 to 12 MHz	Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	22 + t <sub>A</sub>	_	TCL - 20 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	12 + t <sub>A</sub>	_	TCL - 30 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (with RW-delay)	<i>t</i> <sub>8</sub>	CC	32 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	<i>t</i> <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	СС	63 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	t <sub>13</sub>	СС	105 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	49 + tc	_	2TCL - 34 + tc	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	91 + tc	_	3TCL - 34 + tc	ns
ALE low to valid data in	t <sub>16</sub>	SR	_	93 + tA + tC	_	3TCL - 32 + tA + tC	ns
Address to valid data in	t <sub>17</sub>	SR	_	115 + 2tA + tC	_	4TCL - 52 + 2tA + tC	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	_	0	_	ns
Data float after RD rising edge (with RW-delay 1)	t <sub>20</sub>	SR	_	69 + t <sub>F</sub>	_	$2TCL - 14 + 2t_A + t_F^{1)}$	ns
Data float after RD rising edge (no RW-delay 1))	t <sub>21</sub>	SR	_	32 + t <sub>F</sub>	_	TCL - 10 + $2t_A + t_F^{(1)}$	ns
Data valid to WR	t <sub>22</sub>	CC	47 + t <sub>C</sub>	_	2TCL - 36 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>24</sub>	СС	32 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>26</sub>	СС	-12 + tF	_	-12 + tF	_	ns
Address hold after WR 2)	t <sub>28</sub>	CC	0 + tF	_	0 + tF	_	ns
ALE falling edge to CS	t <sub>38</sub>	CC	-10 - t <sub>A</sub>	10 - t <sub>A</sub> *)	-10 - t <sub>A</sub>	10 - t <sub>A</sub> *)	ns



Parameter	Symbol			PU Clock 2 MHz	Variable ( 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
CS low to Valid Data In	t <sub>39</sub>	SR	_	89 + t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 36 + t <sub>C</sub> +2t <sub>A</sub>	ns
CS hold after RD, WR	t <sub>41</sub>	CC	22 + t <sub>F</sub>	_	TCL - 20 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	CC	36 + t <sub>A</sub>	_	TCL - 6 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	-6 + t <sub>A</sub>	_	-6 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	45 + t <sub>C</sub>	_	2TCL - 38 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	87 + t <sub>C</sub>	_	3TCL - 38 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	CC	69 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	111 + t <sub>C</sub>	_	3TCL - 14 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub>	CC	53 + t <sub>C</sub>	_	2TCL - 30 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS (with RW-delay)	t <sub>53</sub>	SR	_	63 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Data float after RdCS (no RW-delay)	t <sub>68</sub>	SR	_	22 + t <sub>F</sub>	_	TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>55</sub>	CC	-20 + tF	_	-20 + tF	_	ns
Data hold after WrCS	t <sub>57</sub>	CC	26 + t <sub>F</sub>	_	TCL - 16 + t <sub>F</sub>	_	ns

<sup>1)</sup> RW-delay and  $t_{\rm A}$  refer to the next following bus cycle.

<sup>2)</sup> Read data are latched with the same clock edge that triggers the address change and the rising  $\overline{\text{RD}}$  edge. Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on read cycles.




Figure 14-1 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE




Figure 14-2 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE




Figure 14-3 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE




Figure 14-4 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE



# AC Characteristics CLKOUT and READY (Standard Supply Voltage Range)

(Operating Conditions apply,  $C_L = 100 \text{ pF}$ )

Parameter	Symbol			PU Clock 5 MHz	Variable 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub>	CC	40	40	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub>	CC	14	_	TCL – 6	_	ns
CLKOUT low time	t <sub>31</sub>	CC	10	_	TCL - 10	_	ns
CLKOUT rise time	t <sub>32</sub>	CC	_	4	_	4	ns
CLKOUT fall time	t <sub>33</sub>	CC	_	4	_	4	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub>	CC	$0 + t_A$	10 + t <sub>A</sub>	$0 + t_A$	10 + t <sub>A</sub>	ns
Synchronous READY setup time to CLKOUT	t <sub>35</sub>	SR	14	_	14	_	ns
Synchronous READY hold time after CLKOUT	t <sub>36</sub>	SR	4	_	4	-	ns
Asynchronous READY low time	t <sub>37</sub>	SR	54	_	2TCL + 14	-	ns
Asynchronous READY setup time 1)	t <sub>58</sub>	SR	14	_	14	-	ns
Asynchronous READY hold time 1)	t <sub>59</sub>	SR	4	_	4	-	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) 2)	t <sub>60</sub>	SR	0	0 + 2t <sub>A</sub> + t <sub>C</sub> + t <sub>F</sub> <sup>2)</sup>	0	TCL - 20 + $2t_A + t_C + t_F$ 2)	ns

<sup>1)</sup> These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

The 2t<sub>A</sub> and t<sub>C</sub> refer to the next following bus cycle, t<sub>F</sub> refers to the current bus cycle.

<sup>2)</sup> Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY.



# AC Characteristics CLKOUT and READY (Reduced Supply Voltage Range)

Parameter	Symbol			PU Clock 2 MHz	Variable 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub>	CC	83	83	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub>	CC	22	_	TCL - 20	_	ns
CLKOUT low time	t <sub>31</sub>	CC	26	_	TCL - 16	_	ns
CLKOUT rise time	t <sub>32</sub>	CC	_	16	_	16	ns
CLKOUT fall time	t <sub>33</sub>	CC	_	10	_	10	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub>	CC	-6 + t <sub>A</sub>	6 + t <sub>A</sub>	-6 + t <sub>A</sub>	6 + t <sub>A</sub>	ns
Synchronous READY setup time to CLKOUT	t <sub>35</sub>	SR	20	_	20	-	ns
Synchronous READY hold time after CLKOUT	t <sub>36</sub>	SR	0	_	0	-	ns
Asynchronous READY low time	t <sub>37</sub>	SR	103	_	2TCL + 20	-	ns
Asynchronous READY setup time 1)	t <sub>58</sub>	SR	20	_	20	-	ns
Asynchronous READY hold time 1)	t <sub>59</sub>	SR	0	_	0	_	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) 2)	t <sub>60</sub>	SR	0	16 + 2t <sub>A</sub> + t <sub>C</sub> + t <sub>F</sub> <sup>2)</sup>	0	TCL - 26 + $2t_A + t_C + t_F$	ns

<sup>1)</sup> These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

<sup>2)</sup> Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY. The 2t<sub>A</sub> and t<sub>C</sub> refer to the next following bus cycle, t<sub>F</sub> refers to the current bus cycle.




Figure 15 CLKOUT and READY

- 1) Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- 2) The leading edge of the respective command depends on RW-delay.
- 3) READY sampled HIGH at this sampling point generates a READY controlled waitstate, READY sampled LOW at this sampling point terminates the currently running bus cycle.
- 4) READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
- <sup>5)</sup> If the Asynchronous  $\overline{\mathsf{READY}}$  signal does not fulfill the indicated setup and hold times with respect to CLKOUT (eg. because CLKOUT is not enabled), it must fulfill  $t_{37}$  in order to be safely synchronized. This is guaranteed, if  $\overline{\mathsf{READY}}$  is removed in reponse to the command (see Note <sup>4)</sup>).
- Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.
  For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.
- 7) The next external bus cycle may start here.



External Bus Arbitration (Standard Supply Voltage Range)

(Operating Conditions apply,  $C_L = 100 \text{ pF}$ )

Parameter	Sym	bol		PU Clock 5 MHz	Varia 1 / 2TC	Unit	
			min.	max.	min.	max.	
HOLD input setup time to CLKOUT	t <sub>61</sub>	SR	20	_	20	_	ns
CLKOUT to HLDA high or BREQ low delay	t <sub>62</sub>	CC	_	20	-	20	ns
CLKOUT to HLDA low or BREQ high delay	t <sub>63</sub>	CC	_	20	-	20	ns
CSx release	t <sub>64</sub>	CC	_	20	_	20	ns
CSx drive	t <sub>65</sub>	CC	-4	24	-4	24	ns
Other signals release	t <sub>66</sub>	CC	_	20	_	20	ns
Other signals drive	t <sub>67</sub>	CC	-4	24	-4	24	ns

## **AC Characteristics**

External Bus Arbitration (Reduced Supply Voltage Range)

Parameter	Sym	nbol		PU Clock 2 MHz	Varia 1 / 2TC	Unit	
			min.	max.	min.	max.	
HOLD input setup time to CLKOUT	t <sub>61</sub>	SR	34	_	34	_	ns
CLKOUT to HLDA high or BREQ low delay	t <sub>62</sub>	CC	_	24	_	24	ns
CLKOUT to HLDA low or BREQ high delay	t <sub>63</sub>	CC	_	24	-	24	ns
CSx release	t <sub>64</sub>	CC	_	20	_	20	ns
CSx drive	t <sub>65</sub>	CC	-6	30	-6	30	ns
Other signals release	t <sub>66</sub>	CC	_	20	_	20	ns
Other signals drive	t <sub>67</sub>	CC	-6	30	-6	30	ns




Figure 16 External Bus Arbitration, Releasing the Bus

- 1) The C163-L will complete the currently running bus cycle before granting bus access.
- 2) This is the first possibility for BREQ to get active.
- 3) The  $\overline{\text{CS}}$  outputs will be resistive high (pullup) after  $t_{64}$ .




Figure 17
External Bus Arbitration, (Regaining the Bus)

- 1) This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the C163-L requesting the bus.
- 2) The next C163-L driven bus cycle may start here.



# AC Characteristics Synchronous Serial Port Timing (Standard Supply Voltage Range)

Parameter		Symbol		Max. B: 12.5 /			Variable Baudrate = 0.5 to 12.5 MBd		Unit
			mir	۱.	ma	x.	min.	max.	
SSP clock cycle time	t <sub>200</sub>	СС	80	/ 100	80	/ 100	4 TCL	512 TCL	ns
SSP clock high time	t <sub>201</sub>	СС	30	/ 40	_	/ —	t <sub>200</sub> /2 - 10	_	ns
SSP clock low time	t <sub>202</sub>	CC	30	/ 40	_	/ —	t <sub>200</sub> /2 - 10	_	ns
SSP clock rise time	t <sub>203</sub>	CC	_	/ –	6	/ 6	_	6	ns
SSP clock fall time	t <sub>204</sub>	CC	_	/ –	6	/ 6	_	6	ns
CE active before shift edge	t <sub>205</sub>	CC	30	/ 40	_	/ —	t <sub>200</sub> /2 - 10	_	ns
CE inactive after latch edge	t <sub>206</sub>	CC	70	/ 90	90	/ 110	t <sub>200</sub> - 10	t <sub>200</sub> + 10	ns
Write data valid after shift edge	t <sub>207</sub>	CC	_	/ –	10	/ 10	_	10	ns
Write data hold after shift edge	t <sub>208</sub>	CC	0	/ 0	_	/ —	0	_	ns
Write data hold after latch edge	t <sub>209</sub>	CC	34	/ 44	46	/ 56	t <sub>200</sub> /2 - 6	$t_{200}/2 + 6$	ns
Read data active after latch edge	t <sub>210</sub>	SR	50	/ 60	_	/ —	$t_{200}/2 + 10$	_	ns
Read data setup time before latch edge	t <sub>211</sub>	SR	20	/ 20	_	/-	20	_	ns
Read data hold time after latch edge	t <sub>212</sub>	SR	0	/ 0	_	/-	0	_	ns



# AC Characteristics Synchronous Serial Port Timing (Reduced Supply Voltage Range)

Parameter		bol		audrate MBd	Variable = 0.5 to	Unit	
			min.	max.	min.	max.	
SSP clock cycle time	t <sub>200</sub>	СС	167	167	4 TCL	512 TCL	ns
SSP clock high time	t <sub>201</sub>	CC	63	_	t <sub>200</sub> /2 - 20	_	ns
SSP clock low time	t <sub>202</sub>	СС	73	_	t <sub>200</sub> /2 - 10	_	ns
SSP clock rise time	t <sub>203</sub>	CC	_	14	_	14	ns
SSP clock fall time	t <sub>204</sub>	CC	_	10	_	10	ns
CE active before shift edge	t <sub>205</sub>	CC	73	- /-	t <sub>200</sub> /2 - 10	_	ns
CE inactive after latch edge	t <sub>206</sub>	CC	147	187	t <sub>200</sub> - 20	t <sub>200</sub> + 20	ns
Write data valid after shift edge	t <sub>207</sub>	CC	- /-	20	_	20	ns
Write data hold after shift edge	t <sub>208</sub>	CC	-6	_	-6	_	ns
Write data hold after latch edge	t <sub>209</sub>	CC	63	103	t <sub>200</sub> /2 - 20	$t_{200}/2 + 20$	ns
Read data active after latch edge	t <sub>210</sub>	SR	93	_	$t_{200}/2 + 10$	_	ns
Read data setup time before latch edge	t <sub>211</sub>	SR	30	_	30	_	ns
Read data hold time after latch edge	t <sub>212</sub>	SR	0	_	0	_	ns




Figure 18 SSP Write Timing




Figure 19 SSP Read Timing

- 1) The transition of shift and latch edge of SSPCLK is programmable. This figure uses the falling edge as shift edge (drawn bold).
- <sup>2)</sup> The bit timing is repeated for all bits to be transmitted or received.
- 3) The active level of the chip enable lines is programmable. This figure uses an active low CE (drawn bold). At the end of a transmission or reception the CE signal is disabled in single transfer mode. In continuous transfer mode it remains active.

## **Package Outlines**




Figure 20

## **Sorts of Packing**

Package outlines for tubes, trays, etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm

Siemens Aktiengesellschaft

Published by