

# HFA1120/883

# 850MHz Current Feedback Amplifier with Offset Adjust

July 1994

#### Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Distortion (HD3, 30MHz) . . . . . -84dBc (Typ)
- Wide -3dB Bandwidth ...... 850MHz (Typ)
- Very High Slew Rate ...... 2300V/μs (Typ)
- Excellent Gain Flatness (to 50MHz) . . . . 0.05dB (Typ)
- High Output Current ...... 65mA (Typ)
- Fast Overdrive Recovery.....<10ns (Typ)</li>

### **Applications**

- · Video Switching and Routing
- Pulse and Video Amplifiers
- · Wideband Amplifiers
- RF/IF Signal Processing
- Flash A/D Driver
- Medical Imaging Systems

#### Description

The HFA1120/883 is a high speed, wideband, fast settling current feedback amplifier. Built with Intersil' proprietary, complementary bipolar UHF-1 process, it is the fastest monolithic amplifier available from any semiconductor manufacturer.

The HFA1120/883's wide bandwidth, fast settling characteristic, and low output impedance, make this amplifier ideal for driving fast A/D converters. Additionally, it offers offset voltage nulling capabilities as described in the "Offset Adjustment" section of this datasheet.


Component and composite video systems will also benefit from this amplifier's performance, as indicated by the excellent gain flatness, and 0.03%/0.05 Degree Differential Gain/ Phase specifications ( $R_L = 75\Omega$ ).

#### **Ordering Information**

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HFA1120MJ/883	-55°C to +125°C	8 Lead CerDIP

#### **Pinout**

HFA1120/883 (CERDIP) TOP VIEW



## Specifications HFA1120/883

#### Absolute Maximum Ratings

#### **Thermal Information**

ESD Rating	$\begin{array}{llllllllllllllllllllllllllllllllllll$	CerDIP Package
------------	--	----------------

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### **Operating Conditions**

#### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at:  $V_{SUPPLY} = \pm 5V$ ,  $A_V = +1$ ,  $R_F = 510\Omega$ ,  $R_{SOURCE} = 0\Omega$ ,  $R_L = 100\Omega$ ,  $V_{OUT} = 0V$ , Unless Otherwise Specified.

			GROUP A	GROUP A		MITS	
PARAMETERS	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Input Offset Voltage	V <sub>IO</sub>	V <sub>CM</sub> = 0V	1	+25°C	-6	6	mV
			2, 3	+125°C, -55°C	-10	10	mV
Common Mode	CMRR	$\Delta V_{CM} = \pm 2V$	1	+25°C	40	-	dB
Rejection Ratio		V+ = 3V, V- = -7V V+ = 7V, V- = -3V	2, 3	+125°C, -55°C	38	-	dB
Power Supply	PSRRP	$\Delta V_{SUP} = \pm 1.25V$	1	+25°C	45	-	dB
Rejection Ratio		V+ = 6.25V, V- = -5V V+ = 3.75V, V- = -5V	2, 3	+125°C, -55°C	42	-	dB
	PSRRN	$\Delta V_{SUP} = \pm 1.25 V$	1	+25°C	45	-	dB
		V+ = 5V, V- = -6.25V V+ = 5V, V- = -3.75V	2, 3	+125°C, -55°C	42	-	dB
Non-Inverting Input	I <sub>BSP</sub>	V <sub>CM</sub> = 0V	1	+25°C	-40	40	μΑ
(+IN) Current			2, 3	+125°C, -55°C	-65	65	μΑ
+IN Current	CMS <sub>IBP</sub>	$\Delta V_{CM} = \pm 2V$	1	+25°C	-	40	μA/V
Common Mode Sensitivity		V+ = 3V, V- = -7V V+ = 7V, V- = -3V	2, 3	+125°C, -55°C	-	50	μA/V
+IN Resistance	+R <sub>IN</sub>	Note 1	1	+25°C	25	-	kΩ
			2, 3	+125°C, -55°C	20	-	kΩ
Inverting Input (-IN)	I <sub>BSN</sub>	V <sub>CM</sub> = 0V	1	+25°C	-50	50	μΑ
Current			2, 3	+125°C, -55°C	-75	75	μΑ
-IN Current Adjust	ADJ <sub>IBN</sub>	V <sub>CM</sub> = 0V, Note 3	1	+25°C	100	-100	μΑ
Range			2, 3	+125°C, -55°C	100	-100	μΑ
-IN Current	CMS <sub>IBN</sub>	$\Delta V_{CM} = \pm 2V$	1	+25°C	-	7	μA/V
Common Mode Sensitivity		V+ = 3V, V- = -7V V+ = 7V, V- = -3V	2, 3	+125°C, -55°C	-	10	μΑ/V
-IN Current Power	PPSS <sub>IBN</sub>	$\Delta V_{SUP} = \pm 1.25V$	1	+25°C	-	15	μA/V
Supply Sensitivity		V+ = 6.25V, V- = -5V V+ = 3.75V, V- = -5V	2, 3	+125°C, -55°C	-	27	μΑ/V
	NPSS <sub>IBN</sub>	$\Delta V_{SUP} = \pm 1.25V$	1	+25°C	-	15	μA/V
		V+ = 5V, V- = -6.25V V+ = 5V, V- = -3.75V	2, 3	+125°C, -55°C	-	27	μΑ/V
Output Voltage	V <sub>OP100</sub>	$A_V = -1$ $V_{IN} = -3.5$	V 1	+25°C	3	-	V
Swing		$R_L = 100\Omega$ $V_{IN} = -3V$	2, 3	+125°C, -55°C	2.5	-	V
	V <sub>ON100</sub>	$A_V = -1$ $V_{IN} = +3.5$	5V 1	+25°C	-	-3	V
		$R_L = 100\Omega$ $V_{IN} = +3V$	2, 3	+125°C, -55°C	-	-2.5	V

## Specifications HFA1120/883

#### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

Device Tested at:  $V_{SUPPLY} = \pm 5V$ ,  $A_V = +1$ ,  $R_F = 510\Omega$ ,  $R_{SOURCE} = 0\Omega$ ,  $R_L = 100\Omega$ ,  $V_{OUT} = 0V$ , Unless Otherwise Specified.

				GROUP A		LIN	IITS	
PARAMETERS	SYMBOL	COND	ITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Output Voltage	V <sub>OP50</sub>	A <sub>V</sub> = -1	$V_{IN} = -3V$	1, 2	+25°C, +125°C	2.5	-	V
Swing		$R_L = 50\Omega$	V <sub>IN</sub> = -2V	3	-55°C	1.5	-	V
	V <sub>ON50</sub>	A <sub>V</sub> = -1	V <sub>IN</sub> = +3V	1, 2	+25°C, +125°C	-	-2.5	V
		$R_L = 50\Omega$	V <sub>IN</sub> = +2V	3	-55°C	-	-1.5	V
Output Current	+I <sub>OUT</sub>	Note 2		1, 2	+25°C, +125°C	50	-	mA
				3	-55°C	30	-	mA
	-l <sub>OUT</sub>	Note 2		1, 2	+25°C, +125°C	-	-50	mA
				3	-55°C	-	-30	mA
Quiescent Power	I <sub>CC</sub>	$R_L = 100\Omega$		1	+25°C	14	26	mA
Supply Current				2, 3	+125°C, -55°C	-	33	mA
	I <sub>EE</sub>	$R_L = 100\Omega$		1	+25°C	-26	-14	mA
				2, 3	+125°C, -55°C	-33	-	mA

#### NOTES:

- 1. Guaranteed from +IN Common Mode Rejection Test, by:  $+R_{IN} = 1/CMS_{IBP}$ .
- 2. Guaranteed from  $\rm V_{OUT}$  Test with  $\rm R_L$  =  $50\Omega,$  by:  $\rm I_{OUT}$  =  $\rm V_{OUT}/50\Omega.$
- 3. This is the minimum change in inverting input bias current when a BAL pin is connected to V- through a  $50\Omega$  resistor.

#### TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

Table 2 Intentionally Left Blank.

#### TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Characterized at:  $V_{SUPPLY} = \pm 5V$ ,  $A_V = +2$ ,  $R_F = 360\Omega$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified.

					LIMITS		
PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
-3dB Bandwidth	BW(-1)	$A_V = -1, R_F = 430\Omega$ $V_{OUT} = 200 \text{mV}_{P-P}$	1	+25°C	300	-	MHz
	BW(+1)	$A_V = +1, R_F = 510\Omega$ $V_{OUT} = 200 \text{mV}_{P-P}$	1	+25°C	550	-	MHz
	BW(+2)	$A_V = +2,$ $V_{OUT} = 200 \text{mV}_{P-P}$	1	+25°C	350	-	MHz
Gain Flatness	GF30	$A_V = +2$ , $R_F = 510\Omega$ , $f \le 30MHz$ $V_{OUT} = 200mV_{P-P}$	1	+25°C	-	±0.04	dB
	GF50	$A_V = +2$ , $R_F = 510\Omega$ , $f \le 50MHz$ $V_{OUT} = 200mV_{P-P}$	1	+25°C	-	±0.10	dB
	GF100	$A_V = +2$ , $R_F = 510\Omega$ , $f \le 100MHz$ $V_{OUT} = 200mV_{P-P}$	1	+25°C	-	±0.30	dB
Slew Rate	+SR(+1)	$A_V = +1, R_F = 510\Omega$ $V_{OUT} = 5V_{P-P}$	1, 2	+25°C	1200	-	V/µs
	-SR(+1)	$A_V = +1, R_F = 510\Omega$ $V_{OUT} = 5V_{P-P}$	1, 2	+25°C	1100	-	V/µs
	+SR(+2)	$A_V = +2, V_{OUT} = 5V_{P-P}$	1, 2	+25°C	1650	-	V/μs
	-SR(+2)	$A_V = +2, V_{OUT} = 5V_{P-P}$	1, 2	+25°C	1500	-	V/μs
Rise and Fall Time	T <sub>R</sub>	$A_V = +2, V_{OUT} = 0.5V_{P-P}$	1, 2	+25°C	-	1	ns
	T <sub>F</sub>	$A_V = +2, V_{OUT} = 0.5V_{P-P}$	1, 2	+25°C	-	1	ns

## Specifications HFA1120/883

#### **TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)**

Device Characterized at:  $V_{SUPPLY} = \pm 5V$ ,  $A_V = +2$ ,  $R_F = 360\Omega$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified.

					LIMITS		
PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Overshoot	+OS	$A_V = +2$ , $V_{OUT} = 0.5V_{P-P}$	1, 3	+25°C	-	25	%
	-OS	$A_V = +2, V_{OUT} = 0.5V_{P-P}$	1, 3	+25°C	-	20	%
Settling Time	TS(0.1)	$A_V = +2$ , $R_F = 510\Omega$ $V_{OUT} = 2V$ to 0V, to 0.1%	1	+25°C	-	20	ns
	TS(0.05)	$A_V = +2$ , $R_F = 510\Omega$ $V_{OUT} = 2V$ to 0V, to 0.05%	1	+25°C	-	33	ns
2nd Harmonic Distortion	HD2(30)	$A_V = +2$ , $f = 30MHz$ $V_{OUT} = 2V_{P-P}$	1	+25°C	-	-48	dBc
	HD2(50)	$A_V = +2$ , $f = 50MHz$ $V_{OUT} = 2V_{P-P}$	1	+25°C	-	-45	dBc
	HD2(100)	$A_V = +2$ , $f = 100MHz$ $V_{OUT} = 2V_{P-P}$	1	+25°C	-	-35	dBc
3rd Harmonic Distortion	HD3(30)	$A_V = +2$ , $f = 30MHz$ $V_{OUT} = 2V_{P-P}$	1	+25°C	-	-65	dBc
	HD3(50)	$A_V = +2$ , $f = 50MHz$ $V_{OUT} = 2V_{P-P}$	1	+25°C	-	-60	dBc
	HD3(100)	$A_V = +2$ , $f = 100MHz$ $V_{OUT} = 2V_{P-P}$	1	+25°C	-	-40	dBc

#### NOTES:

- 1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested at final production. These parameters are lab characterized upon initial design release, or upon design changes. These parameters are guaranteed by characterization based upon data from multiple production runs which reflect lot-to-lot and within lot variation.
- 2. Measured between 10% and 90% points.
- 3. For 200ps input transition times. Overshoot decreases as input transition times increase, especially for  $A_V = +1$ . Please refer to Performance Curves.

**TABLE 4. ELECTRICAL TEST REQUIREMENTS** 

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLE 1)		
Interim Electrical Parameters (Pre Burn-In)	1		
Final Electrical Test Parameters	1 (Note 1), 2, 3		
Group A Test Requirements	1, 2, 3		
Groups C and D Endpoints	1		

#### NOTE:

1. PDA applies to Subgroup 1 only.

#### Die Characteristics

#### **DIE DIMENSIONS:**

 $63 \text{ x } 44 \text{ x } 19 \text{ mils } \pm 1 \text{ mils}$   $1600 \text{ x } 1130 \text{ x } 483 \mu\text{m} \pm 25.4 \mu\text{m}$ 

#### **METALLIZATION:**

Type: Metal 1: AlCu(2%)/TiW Type: Metal 2: AlCu(2%)

Thickness: Metal 1:  $8k\mathring{A} \pm 0.4k\mathring{A}$  Thickness: Metal 2:  $16k\mathring{A} \pm 0.8k\mathring{A}$ 

# GLASSIVATION:

Type: Nitride

Thickness:  $4k\mathring{A} \pm 0.5k\mathring{A}$ 


#### **WORST CASE CURRENT DENSITY:**

 $2.0 \times 10^5 \text{ A/cm}^2 \text{ at } 47.5 \text{mA}$ TRANSISTOR COUNT: 52


SUBSTRATE POTENTIAL (Powered Up): Floating (Recommend Connection to V-)

## Metallization Mask Layout

#### HFA1120/883




#### Test Circuit (Applies to Table 1)




#### **Test Waveforms**

#### SIMPLIFIED TEST CIRCUIT FOR LARGE AND SMALL SIGNAL PULSE RESPONSE (Applies to Table 3)




NOTE:  $V_S = \pm 5V$ ,  $A_V = +1$   $R_S = 50\Omega$  $R_L = 100\Omega$  For Small and Large Signals




NOTE:  $V_S = \pm 5V$ ,  $A_V = +2$   $R_S = 50\Omega$  $R_L = 100\Omega$  For Small and Large Signals

#### LARGE SIGNAL WAVEFORM




#### SMALL SIGNAL WAVEFORM



## **Burn-In Circuit**

#### HFA1120MJ/883 CERAMIC DIP



#### NOTES:

 $R1 = R2 = 1k\Omega$ , ±5% (Per Socket)

R3 =  $10k\Omega$ ,  $\pm 5\%$  (Per Socket)

 $C1 = C2 = 0.01 \mu F$  (Per Socket) or  $0.1 \mu F$  (Per Row) Minimum


D1 = D2 = 1N4002 or Equivalent (Per Board)

D3 = D4 = 1N4002 or Equivalent (Per Socket)

 $V+=+5.5V\pm0.5V$ 

 $V\text{-}=\text{-}5.5V\pm0.5V$ 

### **Packaging**



#### NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b1.
- 5. This dimension allows for off-center lid, meniscus, and glass
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling Dimension: Inch
- 11. Lead Finish: Type A.
- 12. Materials: Compliant to MIL-I-38535.

F8.3A MIL-STD-1835 GDIP1-T8 (D-4, CONFIGURATION A) 8 LEAD DUAL-IN-LINE FRIT-SEAL CERAMIC PACKAGE

	INC	HES	MILLIM	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.405	-	10.29	5
E	0.220	0.310	5.59	7.87	5
е	0.100 BSC		2.54 BSC		-
eA	0.300	BSC	7.62 BSC		-
eA/2	0.150	BSC	3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
S2	0.005	-	0.13	-	-
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2
N	8	3		3	8



# **HFA1120**

# **DESIGN INFORMATION**


# Ultra High Speed Current Feedback Amplifier with Offset Adjust

August 1999


The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

**Typical Performance Curves**  $V_{SUPPLY} = \pm 5V$ ,  $R_F = 510\Omega$ ,  $R_L = 100\Omega$ ,  $T_A = +25$ °C, Unless Otherwise Specified


SMALL SIGNAL PULSE RESPONSE  $(A_V = +2)$ 




LARGE SIGNAL PULSE RESPONSE (A<sub>V</sub> = +2)



NON-INVERTING FREQUENCY RESPONSE ( $V_{OUT} = 200 \text{mV}_{P-P}$ )





INVERTING FREQUENCY RESPONSE ( $V_{OUT} = 200 \text{mV}_{P-P}$ )



The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.


 $\textbf{Typical Performance Curves} \ \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ R_L = 100 \Omega, \ T_A = +25 ^{\circ}\text{C}, \ Unless Otherwise Specified Performance Curves V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ R_L = 100 \Omega, \ T_A = +25 ^{\circ}\text{C}, \ Unless Otherwise Specified Performance Curves V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ R_L = 100 \Omega, \$ 







FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


(A<sub>V</sub> = +1)








FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES





#### -3dB BANDWIDTH vs TEMPERATURE $(A_V = +1)$





The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.


 $\textbf{Typical Performance Curves} \ \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ R_L = 100 \Omega, \ T_A = +25 ^{\circ}\text{C}, \ Unless Otherwise Specified Performance Curves V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ R_L = 100 \Omega, \ T_A = +25 ^{\circ}\text{C}, \ Unless Otherwise Specified Performance Curves V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ R_L = 100 \Omega, \$ 


















The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.







# **OVERSHOOT vs FEEDBACK RESISTOR**











The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

 $\textbf{Typical Performance Curves} \ \ V_{SUPPLY} = \pm 5 \text{V}, \ R_F = 510 \Omega, \ R_L = 100 \Omega, \ T_A = +25 ^{\circ}\text{C}, \ Unless Otherwise Specified}$ 

# OUTPUT VOLTAGE vs TEMPERATURE $(A_V = -1, R_L = 50\Omega)$



#### INPUT NOISE vs FREQUENCY



The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

#### **Application Information**

#### **Optimum Feedback Resistor**

The enclosed plots of inverting and non-inverting frequency response illustrate the performance of the HFA1120 in various gains. Although the bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R<sub>F</sub>. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and R<sub>F</sub>, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to  $R_{\text{F}}$ . The HFA1120 design is optimized for a  $510\Omega$  R<sub>F</sub> at a gain of +1. Decreasing R<sub>F</sub> in a unity gain application decreases stability, resulting in excessive peaking and overshoot. At higher gains the amplifier is more stable, so RF can be decreased in a tradeoff of stability for bandwidth.

The table below lists recommended  $R_F$  values for various gains, and the expected bandwidth.

GAIN (A <sub>CL</sub> )	R <sub>F</sub> (Ω)	BANDWIDTH (MHz)
-1	430	580
+1	510	850
+2	360	670
+5	150	520
+10	180	240
+19	270	125

#### PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value ( $10\mu F$ ) tantalum in parallel with a small value ( $0.1\mu F$ ) chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting

in pulse overshoot and possible instability. To this end, it is recommended that the ground plane be removed under traces connected to -IN, and connections to -IN should be kept as short as possible.

An example of a good high frequency layout is the Evaluation Board shown in Figure 2.

#### **Driving Capacitive Loads**

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor ( $R_S$ ) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the  $R_{S}$  and  $C_{L}$  combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 $R_S$  and  $C_L$  form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 850MHz. By decreasing  $R_S$  as  $C_L$  increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. Even so, bandwidth does decrease as you move to the right along the curve. For example, at  $A_V=+1,\ R_S=50\Omega,\ C_L=30pF,$  the overall bandwidth is limited to 300MHz, and bandwidth drops to 100MHz at  $A_V=+1,\ R_S=5\Omega,\ C_L=340pF.$ 




FIGURE 1. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

#### **Evaluation Board**

The performance of the HFA1120 may be evaluated using the HFA11XX Evaluation Board.

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.


The layout and schematic of the board are shown in Figure 2. To order evaluation boards, please contact your local sales office.


#### Offset Adjustment

The output offset voltage of the HFA1120 may be nulled via connections to the BAL pins. Unlike a voltage feedback amplifier, offset adjustment is accomplished by varying the sign and/or magnitude of the inverting input bias current (-I<sub>BIAS</sub>). With voltage feedback amplifiers, bias currents are matched and bias current induced offset errors are nulled by matching the impedances seen at the positive and negative inputs. Bias currents are uncorrelated on current feedback amplifiers, so this technique is inappropriate.

-I<sub>BIAS</sub> flows through R<sub>F</sub> causing an output offset error. Likewise, any change in -I<sub>BIAS</sub> forces a corresponding change in output voltage, providing the capability for output offset adjustment. By nulling -I<sub>BIAS</sub> to zero, the offset error due to this current is eliminated. In addition, an adjustment limit greater than the -I<sub>BIAS</sub> limit allows the user to null the contributions from other error sources, such as V<sub>IO</sub>, or +IN source impedance. For example, the excess adjust current of 50μA (I<sub>BN</sub>ADJ min. - I<sub>BSN</sub> max.) allows for the nulling of an additional 26mV of output offset error (with R<sub>F</sub> = 510Ω) at room temperature. The amount of adjustment is a function of R<sub>F</sub> , so adjust range increases with increased R<sub>F</sub> . If allowed by other considerations, such as bandwidth and noise, R<sub>F</sub> can be increased to provide more adjustment range.

The recommended offset adjustment circuit is shown in Figure 3.








FIGURE 2. EVALUATION BOARD SCHEMATIC AND LAYOUT




FIGURE 3. OFFSET VOLTAGE ADJUSTMENT CIRCUIT

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

#### TYPICAL PERFORMANCE CHARACTERISTICS

Device Characterized at:  $V_{SUPPLY}$  =  $\pm5V$ ,  $R_F$  =  $360\Omega$ ,  $A_V$  = +2V/V,  $R_L$  =  $100\Omega$ , Unless Otherwise Specified

PARAMETERS	CONDITIONS	TEMPERATURE	TYPICAL	UNITS
Input Offset Voltage*	V <sub>CM</sub> = 0V	+25°C	2	mV
Average Offset Voltage Drift	Versus Temperature	Full	10	μV/°C
V <sub>IO</sub> CMRR	$\Delta V_{CM} = \pm 2V$	+25°C	46	dB
V <sub>IO</sub> PSRR	$\Delta V_S = \pm 1.25V$	+25°C	50	dB
+Input Current*	V <sub>CM</sub> = 0V	+25°C	25	μΑ
Average +Input Current Drift	Versus Temperature	Full	40	nA/°C
-Input Current*	V <sub>CM</sub> = 0V	+25°C	12	μΑ
Average -Input Current Drift	Versus Temperature	Full	40	nA/°C
-Input Current Adjust Range	V <sub>CM</sub> = 0V	+25°C	±200	μΑ
+Input Resistance	$\Delta V_{CM} = \pm 2V$	+25°C	50	kΩ
-Input Resistance		+25°C	16	Ω
Input Capacitance		+25°C	2.2	pF
Input Noise Voltage*	f = 100kHz	+25°C	4	nV/√ <del>Hz</del>
+Input Noise Current*	f = 100kHz	+25°C	18	pA/√ <del>Hz</del>
-Input Noise Current*	f = 100kHz	+25°C	21	pA/√ <del>Hz</del>
Input Common Mode Range		Full	±3.0	V
Open Loop Transimpedance	A <sub>V</sub> = -1	+25°C	500	kΩ
Output Voltage	$A_V = -1, R_L = 100\Omega$	+25°C	±3.3	V
	$A_V = -1, R_L = 100\Omega$	Full	±3.0	V
Output Current*	$A_V = -1, R_L = 50\Omega$	+25°C to +125°C	±65	mA
	$A_V = -1, R_L = 50\Omega$	-55°C to 0°C	±50	mA
DC Closed Loop Output Resistance		+25°C	0.1	Ω
Quiescent Supply Current*	R <sub>L</sub> = Open	Full	24	mA
-3dB Bandwidth*	$A_V = -1, R_F = 430\Omega, V_{OUT} = 200 \text{mV}_{P-P}$	+25°C	580	MHz
	$A_V = +1, R_F = 510\Omega, V_{OUT} = 200 \text{mV}_{P-P}$	+25°C	850	MHz
	$A_V = +2$ , $R_F = 360\Omega$ , $V_{OUT} = 200 \text{mV}_{P-P}$	+25°C	670	MHz
Slew Rate	$A_V = +1, R_F = 510\Omega, V_{OUT} = 5V_{P-P}$	+25°C	1500	V/µs
	$A_V = +2, V_{OUT} = 5V_{P-P}$	+25°C	2300	V/µs
Full Power Bandwidth	$V_{OUT} = 5V_{P-P}$	+25°C	220	MHz

The information contained in this section has been developed through characterization by Intersil Semiconductor and is for use as application and design information only. No guarantee is implied.

#### **TYPICAL PERFORMANCE CHARACTERISTICS (Continued)**

Device Characterized at:  $V_{SUPPLY} = \pm 5V$ ,  $R_F = 360\Omega$ ,  $A_V = +2V/V$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified

PARAMETERS	CONDITIONS	TEMPERATURE	TYPICAL	UNITS
Gain Flatness*	To 30MHz, $R_F = 510\Omega$	+25°C	±0.014	dB
	To 50MHz, $R_F = 510\Omega$	+25°C	±0.05	dB
	To 100MHz, $R_F = 510\Omega$	+25°C	±0.14	dB
Linear Phase Deviation*	To 100MHz, $R_F = 510\Omega$	+25°C	±0.6	Degrees
2nd Harmonic Distortion*	30MHz, $V_{OUT} = 2V_{P-P}$	+25°C	-55	dBc
	50MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub>	+25°C	-49	dBc
	100MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub>	+25°C	-44	dBc
3rd Harmonic Distortion*	30MHz, $V_{OUT} = 2V_{P-P}$	+25°C	-84	dBc
	50MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub>	+25°C	-70	dBc
	100MHz, V <sub>OUT</sub> = 2V <sub>P-P</sub>	+25°C	-57	dBc
3rd Order Intercept*	100MHz, $R_F = 510\Omega$	+25°C	30	dBm
1dB Compression	100MHz, $R_F = 510\Omega$	+25°C	20	dBm
Reverse Isolation (S <sub>12</sub> )	40MHz, $R_F = 510\Omega$	+25°C	-70	dB
	100MHz, $R_F = 510\Omega$	+25°C	-60	dB
	600MHz, $R_F = 510Ω$	+25°C	-32	dB
Rise & Fall Time	$V_{OUT} = 0.5V_{P-P}$	+25°C	500	ps
	V <sub>OUT</sub> = 2V <sub>P-P</sub>	+25°C	800	ps
Overshoot*	$V_{OUT} = 0.5V_{P-P}$ , Input $t_R/t_F = 550ps$	+25°C	11	%
Settling Time*	To 0.1%, $V_{OUT} = 2V \text{ to } 0V$ , $R_F = 510\Omega$	+25°C	11	ns
	To 0.05%, $V_{OUT} = 2V \text{ to } 0V$ , $R_F = 510\Omega$	+25°C	19	ns
	To 0.02%, $V_{OUT} = 2V \text{ to } 0V$ , $R_F = 510\Omega$	+25°C	34	ns
Differential Gain	$A_V = +2$ , $R_L = 75\Omega$ , NTSC	+25°C	0.03	%
Differential Phase	$A_V = +2$ , $R_L = 75\Omega$ , NTSC	+25°C	0.05	Degrees
Overdrive Recovery Time	$R_F = 510\Omega$ , $V_{IN} = 5V_{P-P}$	+25°C	7.5	ns

<sup>\*</sup> See Typical Performance Curve for more information.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com