

PRELIMINARY PRODUCT DATA

ADS-933 16-Bit, 3MHz Sampling A/D Converters

FEATURES

- 16-bit resolution
- · 3MHz sampling rate
- · Functionally complete
- . No missing codes over full military temperature range
- · Edge-triggered
- ±5V supplies, 1.85 Watts
- Small, 40-pin, ceramic TDIP
- 85dB SNR. -84dB THD
- Ideal for both time and frequency-domain applications

GENERAL DESCRIPTION

The low-cost ADS-933 is a 16-bit, 3MHz sampling A/D converter. This device accurately samples full-scale input signals up to Nyquist frequencies with no missing codes. The dynamic performance of the ADS-933 has been optimized to achieve a signal-to-noise ratio (SNR) of 85dB and a total harmonic distortion (THD) of -84dB.

Packaged in a 40-pin TDIP, the functionally complete ADS-933 contains a fast-settling sample-hold amplifier, a subranging (two-pass) A/D converter, an internal reference, timing/control logic, and error-correction circuitry. Digital input and output levels are TTL. The ADS-933 only requires the rising edge of the start convert pulse to operate.

Requiring only ±5V supplies, the ADS-933 dissipates 1.85 Watts. The device is offered with a bipolar (±2.75V) analog input range and a unipolar 0 to –5.5V input range. Models are available for use in either commercial (0 to +70°C) or military (–55 to +125°C) operating temperature ranges. A proprietary, autocalibrating, error-correcting circuit enables the device to achieve specified performance over the full military temperature range. Typical applications include medical imaging, radar, sonar, communications and instrumentation.



INPUT/OUTPUT CONNECTIONS

PIN	FUNCTION	PIN	FUNCTION
1	+3.2V REF. OUT	40	NO CONNECTION
2	UNIPOLAR	39	NO CONNECTION
3	ANALOG INPUT	38	+5V ANALOG SUPPLY
4	ANALOG GROUND	37	-5V SUPPLY
5	OFFSET ADJUST	36	ANALOG GROUND
6	GAIN ADJUST	35	COMP. BITS
7	DIGITAL GROUND	34	OUTPUT ENABLE
8	FIFO/DIR	33	OVERFLOW
9	FIFO READ	32	EOC
10	FSTAT1	31	+5V DIGITAL SUPPLY
11	FSTAT2	30	DIGITAL GROUND
12	START CONVERT	29	BIT 1 (MSB)
13	BIT 16 (LSB)	28	BIT 1 (MSB)
14	BIT 15	27	BIT 2
15	BIT 14	26	BIT 3
16	BIT 13	25	BIT 4
17	BIT 12	24	BIT 5
18	BIT 11	23	BIT 6
19	BIT 10	22	BIT 7
20	BIT 9	21	BIT 8




Figure 1. ADS-933 Functional Block Diagram



ABSOLUTE MAXIMUM RATINGS

PARAMETERS	LIMITS	UNITS
+5V Supply (Pins 31, 38) -5V Supply (Pin 37) Digital Inputs (Pins 8, 9, 12, 34, 3 Analog Input (Pin 3)	0 to +6 0 to -6 5) -0.3 to +VDD +0.3 ±5	Volts Volts Volts Volts
Lead Temperature (10 seconds)	+300	°C

PHYSICAL/ENVIRONMENTAL

PARAMETERS	MIN.	TYP.	MAX.	UNITS		
Operating Temp. Range, Case ADS-933MC ADS-933MM	0 -55	_	+70 +125	°C °C		
Thermal Impedance	-33	4	+123	°C/Watt		
θca Storage Temperature Range	_ _ -65	18	- - +150	°C/Watt		
Package Type Weight	40-pin, metal-sealed, ceramic TDIP 0.56 ounces (16 grams)					

FUNCTIONAL SPECIFICATIONS

(TA = $\pm 25^{\circ}$ C, $\pm Vcc$ = $\pm 5V$, $\pm Vdd$ = $\pm 5V$, 3MHz sampling rate, and a minimum 3 minute warm-up ① unless otherwise specified.)

		+25°C	_	(0 to +70°C		-55	to +125°C	;	
ANALOG INPUT	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Input Voltage Range										
Unipolar	_	0 to -5.5	_	_	0 to -5.5	_	_	0 to -5.5	_	Volts
Bipolar	_	±2.75	_	_	±2.75	_	_	±2.75	_	Volts
Input Resistance Pin 3	655	687	_	655	687	_	655	687	_	Ω
Input ResistancePin 2	418	426	_	418	426	_	418	426	_	Ω
Input Capacitance	_	10	15	_	10	15	_	10	15	pF
DIGITAL INPUTS		10	10		10	10		10	10	γ.
DIGITAL INPUTS		1			I			1		
Logic Levels										
Logic "1"	+2.0	_	_	+2.0	_	_	+2.0	_	_	Volts
Logic "0"	_	_	+0.8	_	_	+0.8	_	_	+0.8	Volts
Logic Loading "1"	_	_	+20	_	_	+20	_	_	+20	μA
Logic Loading "0" @	_	_	-20	_	_	-20	_	_	-20	μΑ
Start Convert Positive Pulse Width ③	20	50	_	20	50	_	20	50	_	ns
STATIC PERFORMANCE										
Resolution	_	16	_	_	16	_	_	16	_	Bits
Integral Nonlinearity (fin = 10kHz)	_	±1	_	_	±1.5	_	_	±2	_	LSB
Differential Nonlinearity (fin = 10kHz)	-0.95	±0.5	+1.0	-0.95	±0.5	+1.0	-0.95	±0.5	+1.5	LSB
Full Scale Absolute Accuracy	_	±0.15	±0.3	_	±0.3	±0.5	_	±0.5	±0.8	%FSR
Bipolar Zero Error (Tech Note 2)	_	±0.1	±0.2	_	±0.2	±0.4	_	±0.4	±0.6	%FSR
(Unipolar offset spec same as Bipolar zero)										
Bipolar Offset Error (Tech Note 2)	_	±0.1	±0.2	_	±0.2	±0.4	_	±0.4	±0.6	%FSR
Gain Error (Tech Note 2)	_	±0.15	±0.3	_	±0.3	±0.5	_	±0.5	±0.8	%
No Missing Codes (fin = 10kHz)	16	_	_	16	_	_	16	_	_	Bits
DYNAMIC PERFORMANCE										
Peak Harmonics (-0.5dB)										
dc to 500kHz	_	_	81	_	-86	_	_	-86	_	dB
500kHz to 1MHz	_	-84	80	_	-84	_	_	-84	_	dB
Total Harmonic Distortion (-0.5dB)										
dc to 500kHz	_	-84	80	_	-84	_	_	-84	_	dB
500kHz to 1MHz	_	-83	80	_	-83	_	_	-83	_	dB
Signal-to-Noise Ratio										
(w/o distortion, -0.5dB)										
dc to 500kHz	81	85	_	_	85	_	_	85	_	dB
500kHz to 1MHz	81	85	_	_	85	_	_	85	_	dB
Signal-to-Noise Ratio 4										
(& distortion, -0.5dB)										
dc to 500kHz	78	82	_	_	82	_	_	82	_	dB
500kHz to 1MHz	78	81	_	_	81	_	_	81	_	dB
Noise	_	80	_	_	80	_	_	80	_	μVrms
Two-Tone Intermodulation										'
Distortion (fin = 200kHz,										
240kHz, fs = 3MHz, -0.5dB)	_	-87	_	_	-87	_	_	-87	_	dB
Input Bandwidth (–3dB)		j .			· ·			Ŭ.		
Small Signal (–20dB input)	_	9.8	_	_	9.8		_	9.8	_	MHz
Large Signal (-0.5dB input)	_	10.2	_	_	10.2	_	_	10.2	_	MHz
Feedthrough Rejection	_	10.2	_	_	10.2		_	10.2	_	IVITIZ
(fin = 1MHz)	_	90	_	_	90			90	_	dB
Slew Rate	_	±120	_	_	±120	_	_	±120		V/µs
	_		_	_		_	_		_	
Aperture Delay Time	_	+8	_	_	+8		_	+8	_	ns
Aperture Uncertainty	_	3	_	_	3	_	_	3	_	psrms
S/H Acquisition Time (to ±0.001%FSR, 5.5V step)		100			100			100		nc
LIU +U UU 1 %F 3K 3 3V SIPD)	_	180	_	_	180	_	_	180	_	ns



		+25°C		(TO +70°C	;	-5	5 TO +125	°C	
DYNAMIC PERFORMANCE (Cont.)	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
ANALOG OUTPUT										
Overvoltage Recovery Time ® A/D Conversion Rate Internal Reference	- 3	_ _	333 —	- 3	_ _	333 —	3	_ _	333 —	ns MHz
Voltage Drift External Current	3.15 — —	+3.2 ±30 5	_ _ _	_ _ _	+3.2 ±30 5	_ _ _	_ _ _	+3.2 ±30 5	_ _ _	Volts ppm/°C mA
DIGITAL OUTPUTS		I	I	I	I	I		I .	I.	l
Logic Levels Logic "1" Logic "0" Logic Loading "1" Logic Loading "0" Output Coding	+2.4 — — —	 Offset		+2.4 — — — Dlementary Of	 fset Binary / T	 +0.4 -4 +4	+2.4 — — ————————————————————————————————	— — — —	+0.4 -4 +4	Volts Volts mA mA
POWER REQUIREMENTS		Olisci	Diriary / Comp	nementary on	isct billary / I	wo 3 Complet	nont/ compic	inchary rwo	3 Complemen	
Power Supply Ranges ® +5V Supply -5V Supply Power Supply Currents +5V Supply -5V Supply Power Dissipation Power Supply Rejection	+4.75 -4.75 -140 	+5.0 -5.0 +220 -150 1.85	+5.25 -5.25 260 2.0 ±0.07	+4.75 -4.75 — -140 —	+5.0 -5.0 +220 -150 1.85	+5.25 -5.25 260 2.0 ±0.07	+4.9 -4.9 - -140 -	+5.0 -5.0 +220 -150 1.85	+5.25 -5.25 260 2.0 ±0.07	Volts Volts mA mA Watts %FSR/%V

Footnotes:

- ① All power supplies must be on before applying a start convert pulse. All supplies and the clock (START CONVERT) must be present during warm-up periods. The device must be continuously converting during this time.
- When COMP. BITS (pin 35) is low, logic loading "0" will be -350μA.
- ③ A 3MHz clock with a 50nsec positive pulse width is used for all production testing. See Timing Diagram for more details.
- 5 This is the time required before the A/D output data is valid once the analog input is back within the specified range.
- The minimum supply voltages of +4.9V and -4.9V for ±VDD are required for -55°C operation only. The minimum limits are +4.75V and -4.75V when operating at +125°C.

TECHNICAL NOTES

 Obtaining fully specified performance from the ADS-933 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are connected to each other internally. For optimal performance, tie all ground pins (2, 4, 7, 30 and 36) directly to a large *analog* ground plane beneath the package.

Bypass all power supplies and the +3.2V reference output to ground with $4.7\mu F$ tantalum capacitors in parallel with $0.1\mu F$ ceramic capacitors. Locate the bypass capacitors as close to the unit as possible.

2. The ADS-933 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using the adjustment circuitry shown in Figure 2. When using this circuitry, or any similar offset and gain calibration hardware, make adjustments following warm-up. To avoid interaction, always adjust offset before gain. Tie pins 5 and 6 to ANALOG GROUND (pin 4) if not using offset and gain adjust circuits.

3. Pin 35 (COMP. BITS) is used to select the digital output coding format of the ADS-933. See Tables 2a and 2b. When this pin has a TTL logic "0" applied, it complements all of the ADS-933's digital outputs.

When pin 35 has a logic "1" applied, the output coding is complementary offset binary. Applying a logic "0" to pin 35 changes the coding to offset binary. Using the MSB output (pin 29) instead of the MSB output (pin 28) changes the respective output codings to complementary two's complement and two's complement.

Pin 35 is TTL compatible and can be directly driven with digital logic in applications requiring dynamic control over its function. There is an internal pull-up resistor on pin 35 allowing it to be either connected to +5V or left open when a logic "1" is required.

 To enable the three-state outputs, connect OUTPUT ENABLE (pin 34) to a logic "0" (low). To disable, connect pin 34 to a logic "1" (high).



- Applying a start convert pulse while a conversion is in progress (EOC = logic "1") will initiate a new and probably inaccurate conversion cycle. Data from both the interrupted and subsequent conversions will be invalid.
- Do not enable/disable or complement the output bits or read from the FIFO during the conversion process (from the rising edge of EOC to the falling edge of EOC).
- The OVERFLOW bit (pin 33) switches from 0 to 1 when the input voltage exceeds that which produces an output of all 1's or when the input equals or exceeds the voltage that produces all 0's. When COMP BITS is activated, the above conditions are reversed.

INTERNAL FIFO OPERATION

The ADS-933 contains an internal, user-initiated, 18-bit, 16-word FIFO memory. Each word in the FIFO contains the 16 data bits as well as the MSB and overflow bits. Pins 8 (FIFO/DIR) and 9 (FIFO READ) control the FIFO's operation. The FIFO's status can be monitored by reading pins 10 (FSTAT1) and 11 (FSTAT2).

When pin 8 (FIFO/DIR) has a logic "1" applied, the FIFO is inserted into the digital data path. When pin 8 has a logic "0" applied, the FIFO is transparent and the output data goes directly to the output three-state register (whose operation is controlled by pin 34 (ENABLE)). Read and write commands to the FIFO are ignored when the ADS-933 is operated in the "direct" mode. It takes a maximum of 20ns to switch the FIFO in or out of the ADS-933's digital data path.

FIFO Write and Read Modes

Once the FIFO has been enabled (pin 8 high), digital data is automatically written to it, regardless of the status of FIFO READ (pin 9). Assuming the FIFO is initially empty, it will accept data (18-bit words) from the next 16 consecutive A/D conversions. As a precaution, pin 9 (which controls the FIFO's READ function) should not be low when data is first written to an empty FIFO.

When the FIFO is initially empty, digital data from the first conversion (the "oldest" data) appears at the output of the

FIFO immediately after the first conversion has been completed and remains there until the FIFO is read.

If the output three-state register has been enabled (logic "0" applied to pin 34), data from the first conversion will appear at the output of the ADS-933. Attempting to write a 17th word to a full FIFO will result in that data, and any subsequent conversion data, being lost.

Once the FIFO is full (indicated by FSTAT1 and FSTAT2 both equal to "1"), it can be read by dropping the FIFO READ line (pin 9) to a logic "0" and then applying a series of 15 rising edges to the read line. Since the first data word is already present at the FIFO output, the first read command (the first rising edge applied to FIFO READ) will bring data from the second conversion to the output. Each subsequent read command/rising edge brings the next word to the output lines. After the 15th rising edge brings the 16th data word to the FIFO output, the subsequent falling edge on READ will update the status outputs (after a 20ns maximum delay) to FSTAT1 = 0, FSTAT2 = 1 indicating that the FIFO is empty.

If a read command is issued after the FIFO empties, the last word (the 16th conversion) will remain present at the outputs.

FIFO Reset Feature

At any time, the FIFO can be reset to an empty state by putting the ADS-933 into its "direct" mode (logic "0" applied to pin 8, FIFO/DIR) and also applying a logic "0" to the FIFO READ line (pin 9). The empty status of the FIFO will be indicated by FSTAT1 going to a "0" and FSTAT2 going to a "1". The status outputs change 40ns after applying the control signals.

FIFO Status, FSTAT1 and FSTAT2

Monitor the status of the data in the FIFO by reading the two status pins, FSTAT1 (pin 10) and FSTAT2 (pin 11).

CONTENTS	FSTAT1	FSTAT2
Empty (0 words)	0	1
<half (<8="" full="" td="" words)<=""><td>0</td><td>0</td></half>	0	0
half-full or more (≥8 words)	1	0
Full (16 words)	1	1

Table 1. FIFO Delays

DELAY	PIN	TRANSITION	MIN.	TYP.	MAX.	UNITS
Direct mode to FIFO enabled	8	01	-	10	20	ns
FIFO enabled to direct mode	8	10	-	10	20	ns
FIFO READ to output data valid	9	01	_	_	40	ns
FIFO READ to status update when changing from <half (1="" empty<="" full="" td="" to="" word)=""><td>9</td><td>1—0</td><td>=</td><td>-</td><td>20</td><td>ns</td></half>	9	1—0	=	-	20	ns
FIFO READ to status update when changing from ≥half full (8 words) to <half (7="" full="" td="" words)<=""><td>9</td><td>01</td><td>-</td><td>-</td><td>110</td><td>ns</td></half>	9	01	-	-	110	ns
FIFO READ to status update when changing from full (16 words) to ≥half full (15 words)	9	01	-	-	190	ns
Falling edge of EOC to status update when writing first word into empty FIFO	32	1 —0	-	-	190	ns
Falling edge of EOC to status update when changing FIFO from <half (7="" (8="" full="" td="" to="" words)="" words)<="" ≥half=""><td>32</td><td>10</td><td>_</td><td>_</td><td>110</td><td>ns</td></half>	32	10	_	_	110	ns
Falling edge of EOC to status update when filling FIFO with 16th word	32	10	-	-	28	ns



CALIBRATION PROCEDURE

Connect the converter per Figure 2. Any offset/gain calibration procedures should not be implemented until the device is fully warmed up. To avoid interaction, adjust offset before gain. The ranges of adjustment for the circuits in Figure 2 are guaranteed to compensate for the ADS-933's initial accuracy errors and may not be able to compensate for additional system errors.

A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This is accomplished by connecting




Figure 2. Connection Diagram

Table 2a. Setting Output Coding Selection (Pin 35)

OUTPUT FORMAT	PIN 35 LOGIC LEVEL
Complementary Offset Binary	1
Offset Binary	0
Complementary Two's Complemer (Using MSB, pin 29)	nt 1
Two's Complement (Using MSB, pin 29)	0

LED's to the digital outputs and performing adjustments until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.

For the ADS-933, offset adjusting is normally accomplished when the analog input is 0 minus ½ LSB ($-42\mu V$). See Table 2b for the proper bipolar output coding.

Gain adjusting is accomplished when the analog input is at nominal full scale minus 1½ LSB's (+2.749874V).

Note: Connect pin 5 to ANALOG GROUND (pin 4) for operation without zero/offset adjustment. Connect pin 6 to pin 4 for operation without gain adjustment.

Zero/Offset Adjust Procedure

- 1. Apply a train of pulses to the START CONVERT input (pin 12) so that the converter is continuously converting.
- For zero/offset adjust, apply –42μV to the ANALOG INPUT (pin 3).
- 3. Adjust the offset potentiometer until the code flickers between 1000 0000 0000 0000 and 0111 1111 1111 1111 with pin 35 tied high (complementary offset binary) or between 0111 1111 1111 1111 and 1000 0000 0000 0000 with pin 35 tied low (offset binary).
- Two's complement coding requires using BIT 1 (MSB) (pin 29). With pin 35 tied low, adjust the trimpot until the output code flickers between all 0's and all 1's.

Gain Adjust Procedure

- For gain adjust, apply +2.749874V to the ANALOG INPUT (pin 3).
- Adjust the gain potentiometer until all output bits are 0's and the LSB flickers between a 1 and 0 with pin 35 tied high (complementary offset binary) or until all output bits are 1's and the LSB flickers between a 1 and 0 with pin 35 tied low (offset binary).
- 3. Two's complement coding requires using BIT 1 (MSB) (pin 29). With pin 35 tied low, adjust the gain trimpot until the output code flickers equally between 0111 1111 1111 1111 and 0111 1111 1111 1110.
- To confirm proper operation of the device, vary the applied input voltage to obtain the output coding listed in Table 2b.

Table 2b. Output Coding

OUTPUT CODING									BIPOLAR
MSB L	LSB	MSB	LSB	MSB	LSB	MSB	LSB	RANGE ±2.75V	SCALE
1111 1111 1111 1	1111		0000 0000	0111 1111			0000 0000	+2.749916	+FS -1 LSB
LSB "1" to "0"		LSB "0"	to "1"	LSB "1'	' to "0"	LSB "(O" to "1"	+2.749874	+FS -1 1/2 LSB
1110 0000 0000 0	0000	0001 1111	1111 1111	0110 0000	0000 0000	1001 1111	1111 1111	+2.062500	+3/4 FS
1100 0000 0000 0	0000	0011 1111	1111 1111	0100 0000	0000 0000	1011 1111	1111 1111	+1.375000	+1/2 FS
1000 0000 0000 0	0000	0111 1111	1111 1111	0000 0000	0000 0000	1111 1111	1111 1111	0.000000	0
0111 1111 1111 1	1111	1000 000	000 0000	1111 1111	11111111	0000 0000	0000 0000	-0.000084	-1 LSB
0100 0000 0000 0	0000	1011 1111	1111 1111	1100 0000	0000 0000	0011 1111	1111 1111	-1.375000	-1/2 FS
0010 0000 0000 0	0000	1101 1111	1111 1111	1010 0000	0000 0000	0101 1111	1111 1111	-2.062500	-3/4 FS
0000 0000 0000 0	0001	1111 1111	1111 1110	1000 0000	0000 0001	0111 1111	1111 1110	-2.749916	-FS +1 LSB
LSB "0" to "1"		LSB "1	" to "0"	LSB "0'	' to "1"	LSB "	1" to "0"	-2.749958	-FS + 1/2 LSB
0000 0000 0000 0	0000	1111 1111	1111 1111	1000 0000	0000 0000	0111 1111	1111 1111	-2.750000	-FS
OFFSET BINAR	RY	COMP.	OFF. BIN.	TWO'S	COMP.	COMP. TV	VO'S COMP.		




THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to +70°C and –55 to +125°C. All room-temperature (TA = +25°C) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.

These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package. Electrically insulating, thermally-conductive "pads" may be installed

underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.

In more severe ambient conditions, the package/junction temperature of a given device can be reduced dramatically (typically 35%) by using one of DATEL's HS Series heat sinks. See Ordering Information for the assigned part number. See page 1-183 of the DATEL Data Acquisition Components Catalog for more information on the HS Series. Request DATEL Application Note AN-8, "Heat Sinks for DIP Data Converters," or contact DATEL directly, for additional information.



Notes: 1. Scale is approximately 50ns per division. fs = 3MHz.

- This device has three pipeline delays. Four start convert pulses (clock cycles) must be applied for valid data from the first conversion to appear at the output of the A/D.
- 3. The start convert positive pulse width must be between either 20 and 60nsec or 200 and 310nsec (when sampling at 3MHz) to ensure proper operation. For sampling rates lower than 3MHz, the start pulse can be wider than 310nsec, however a minimum pulse width low of 20nsec should be maintained. A 3MHz clock with a 50nsec positive pulse width is used for all production testing.

Figure 3. ADS-933 Timing Diagram





Figure 5. ADS-933 Evaluation Board Schematic.



MECHANICAL DIMENSIONS INCHES (mm)



ORDERING INFORMATION

MODEL	OPERATING TEMP. RANGE	ANALOG INPUT	ACCESSORII	ES
ADS-933MC	0 to +70°C	Bipolar (±2.75V)	ADS-B933	Evaluation Board (without ADS-933)
ADS-933MM	-55 to +125°C	Bipolar (±2.75V)	HS-40	Heat Sink for all ADS-933 models

Receptacles for PC board mounting can be ordered through AMP, Inc., Part # 3-331272-8 (Component Lead Socket), 40 required. For MIL-STD-883 product, or surface mount packaging, contact DATEL.





DS-0367P 05/97

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356 Internet: www.datel.com E-mail: sales@datel.com Data sheet fax back: (508) 261-2857 DATEL (UK) LTD. Tadley, England Tel: (01256)-880444
DATEL S.A.R.L. Montigny Le Bretonneux, France Tel: 01-34-60-01-01
DATEL GmbH München, Germany Tel: 89-544334-0
DATEL KK Tokyo, Japan Tel: 3-3779-1031, Osaka Tel: 6-354-2025