

## Applications

- PECL clock source


## General Description

The Vaishali VT73LVP10 is a general purpose TTL (CMOS) to differential LVPECL translator, with active-LOW enable. The device operates from a single 3.3V supply. When /EN is LOW or open circuit, the device accepts an LVTTTL or LVCMOS input and provides differential LVPECL outputs referenced to the positive supply rail. When /EN is HIGH, the Q output is set to the LOW state and QN output is set to the HIGH state.

## Features

- 700ps typical propagation delay
- Differential LVPECL outputs
- Flow-through pinout
- -40° C to +85° C operating temperature range
- 5V - tolerant inputs
- ESD rating >2000V (Human Body Model) or >200V (Machine Model)
- Available as die, 8-pin SOIC or 8 pin MSOP package

**Figure 1. Functional Block Diagram & Pin Assignment**



**Table 1. Pin Description**

Name	Description	Type	Pin #
/EN	CMOS/TTL Active LOW enable input, with pull-down resistor	I	4*
Q	PECL data output	O	2
QN	PECL complementary data output	O	3
V <sub>DD</sub>	Connect to 3.3V	P	8
D	CMOS/TTL data input	I	7
GND	Connect to ground	P	5

Legend: I = Input  
 O = Output  
 P = Power supply connection  
 \* = Internal 100k $\Omega$  pull-down resistor

**Table 2. Absolute Maximum Ratings**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>DD</sub>	Supply voltage	Referenced to GND			6	V
V <sub>IN</sub>	Input voltage	Referenced to GND	-0.5		6	V
I <sub>OUT</sub>	Output current in LOW state				50	mA
T <sub>STG</sub>	Storage temperature		-65		150	$^{\circ}$ C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 3. Operating Conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>DD</sub>	Power Supply Voltage		3.0		3.6	V
T <sub>A</sub>	Ambient Temperature		-40		85	$^{\circ}$ C
V <sub>IH</sub>	Input HIGH Voltage	D, /EN inputs	2.0			V
V <sub>IL</sub>	Input LOW Voltage	D, /EN inputs			0.8	V
t <sub>Rin</sub>	Input slew rate	10% to 90% (L $\rightarrow$ H)	1			V/ns
t <sub>Fin</sub>	Input slew rate	90% to 10% (H $\rightarrow$ L)	1			V/ns

**Table 4. DC Characteristics**

$T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{DD} = 3.0\text{V}$  to  $3.6\text{V}$  unless otherwise stated below.

Symbol	Parameter	Conditions		Min	Typ	Max	Units		
$ I_{IH} $	Input HIGH Current	$V_{IN} = 2.7\text{V}$	D input			1	$\mu\text{A}$		
			/EN input			50			
$ I_{IL} $	Input LOW Current	$V_{IN} = 0.5\text{V}$	D input			1	$\mu\text{A}$		
			/EN input			20			
$V_{IK}$	Input Clamp Diode Voltage	$I_{IN} = -18\text{mA}$				-1.2	V		
$V_{OH}$	Output HIGH Voltage <sup>(1, 2)</sup>	-40°C	$V_{DD} = 3.3\text{V}$			2275	mV		
		25°C				2200		2300	2400
		85°C				2125		2225	2325
$V_{OL}$	Output LOW Voltage <sup>(1, 2)</sup>	-40°C	$V_{DD} = 3.3\text{V}$			1350	mV		
		25°C				1400		1500	1600
		85°C				1450		1550	1650
$I_{DD}$	Power Supply Current <sup>(2)</sup>				33		mA		

**Notes:** 1. The VT73LVP10 is designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board.

2. Q and QN outputs are loaded with 50 ohms to  $V_{DD}-2$  volts.

**Table 5. AC Characteristics**

$T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{DD} = 3.0\text{V}$  to  $3.6\text{V}$

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{PLH}$	Propagation Delay <sup>(1)</sup>			0.7	1.2	ns
$t_{PHL}$	Propagation Delay <sup>(1)</sup>			0.7	1.2	ns
$t_{PLH}$	Propagation Delay	/EN to Q, QN		1.5	2.5	ns
$t_{PHL}$	Propagation Delay	/EN to Q, QN		1.5	2.5	ns
$t_r/t_f$	Output Rise/Fall time	20%-80%	0.25	0.35	0.7	ns
$f_{MAX}$	Maximum Input Frequency	LVTTL or LVCMOS input	170			MHz
$f_{MAX}$	Maximum Input Frequency <sup>(2)</sup>	750mV peak-to-peak sine wave (AC coupled)	400			MHz

**Notes:** 1. Q and QN outputs are loaded with 50 ohms to  $V_{DD}-2$  volts.

2. Measured using a 750mV peak-to-peak, 50% duty cycle clock source.

## Ordering Information

Part Number	Marking	Shipping/Packaging	No. of Pins	Package	Temperature
VT73LVP10S1	VT73LVP10S1	Tubes	8	SOIC	-40°C to +85°C
VT73LVP10S1X	VT73LVP10S1	Tape & Reel	8	SOIC	-40°C to +85°C
VT73LVP10M	VT73LVP10M	Tubes	8	MSOP	-40°C to +85°C
VT73LVP10MX	VT73LVP10M	Tape & Reel	8	MSOP	-40°C to +85°C
VT73LVP10/D		Dice in waffle-pak			-40°C to +85°C
VT73LVP10/DW		Dice in wafer form			-40°C to +85°C