

**SONY**


# CXP86541/86549/86561

## CMOS 8-bit Single Chip Microcomputer

### Description

The CXP86541/86549/86561 are the CMOS 8-bit microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time-base timer, on-screen display function, I<sup>2</sup>C bus interface, PWM output, remote control reception circuit, HSYNC counter, watchdog timer, 32kHz timer/counter besides the basic configurations of 8-bit CPU, ROM, RAM, I/O ports.

The CXP86541/86549/86561 also provide a sleep function that enables to lower the power consumption.



### Features


- A wide instruction set (213 instructions) which covers various types of data
  - 16-bit operation/multiplication and division/  
Boolean bit operation instructions
- Minimum instruction cycle 250ns at 16MHz operation (4.5 to 5.5V)  
122μs at 32kHz operation (2.7 to 5.5V)
- Incorporated ROM 40K bytes (CXP86541)  
48K bytes (CXP86549)  
60K bytes (CXP86561)
- Incorporated RAM 1536 bytes  
(Excludes VRAM for on-screen display and sprite RAM)
- Peripheral functions
  - A/D converter
  - Serial interface
  - Timer
- On-screen display (OSD) function
  - 8-bit 6-channel successive approximation method  
(Conversion time of 3.25μs at 16 MHz)
  - 8-bit clock sync type, 1 channel
  - 8-bit timer
  - 8-bit timer/counter
  - 19-bit time-base timer
  - 32kHz timer/counter
  - 12 × 16 dots,  
512 character types,  
15 character colors, 2 lines × 24 characters,  
frame background 8 colors/ half blanking,  
background on full screen 15 colors/ half blanking  
edging/ shadowing/ rounding for every line,  
background with shadow for every character,  
double scanning,  
sprite OSD,
  - 12 × 16 dots, 1 screen, 8 colors for every dot
- I<sup>2</sup>C bus interface
- PWM output
- Remote control reception circuit
- HSYNC counter
- Watchdog timer
- Interruption 13 factors, 13 vectors, multi-interruption possible
- Standby mode Sleep
- Package 52-pin plastic SDIP
- Piggyback/evaluator CXP86490 64-pin ceramic PSDIP (Supports custom font)


### Structure

Silicon gate CMOS IC

Perchase of Sony's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



**Pin Assignment (Top View)****Note)**

1. NC (Pin 38) is left open.
2. Vss (Pins 12 and 40) are both connected to GND.

**Pin Description**




Symbol	I/O	Description	
PA0/AN0 to PA5/AN5	I/O/ Analog input	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)	Analog inputs to A/D converter. (6 pins)
PA6/VSYNC	I/O/Input		OSD display vertical sync signal input.
PA7/HSYNC	I/O/Input		OSD display horizontal sync signal input.
PB0 to PB7	I/O	(Port B) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)	
PD0/INT2	I/O/Input	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Can drive 12mA synk current. (8 pins)	External interruption request input. Active at the falling edge.
PD1/SCK	I/O/I/O		Serial clock I/O.
PD2/SO	I/O/Output		Serial data output.
PD3/SI	I/O/Input		Serial data input.
PD4/HS0	I/O/Input		HSYNC counter (CH0) input.
PD5/HS1	I/O/Input		HSYNC counter (CH1) input.
PD6/RMC	I/O/Input		Remote control reception circuit input.
PD7/EC	I/O/Input		External event input for timer/counter.
PE0/TO/ADJ	I/O/Output/ Output	(Port E) Bits 0 and 1 are I/O port; I/O can be set in a unit of single bits. Bits 2 and 3 are for input. Bits 4, 5 and 6 are for output. (7 pins)	Rectangular wave output for 8-bit timer/counter.      32kHz oscillation frequency dividing output.
PE1/PWM	I/O/Output		14-bit PWM output.
PE2/TEX/INT0	Input/Input/ Input		Connects a crystal for 32kHz timer/counter clock oscillation. When used as an event counter, input to TEX pin and leave TX pin open.
PE3/TX	Input/Output		
PE4/YM	Output/Output		
PE5/YS	Output/Output		
PE6/I	Output/Output		
B	Output		OSD display 6-bit output. (6 pins)
G	Output		
R	Output		

Symbol	I/O	Description	
PF0/PWM0 to PF3/PWM3	Output/Output	(Port F) 8-bit output port and large current (12mA) N-channel open drain output. Lower 4 bits are medium drive voltage (12V); upper 4 bits are 5V drive. (8 pins)	8-bit PWM output. (4 pins)
PF4/SCL0	Output/I/O		I <sup>2</sup> C bus interface transfer clock I/O. (2 pins)
PF5/SCL1/ PWM4	Output/I/O/ Output		8-bit PWM output.
PF6/SDA0	Output/I/O		I <sup>2</sup> C bus interface transfer data I/O. (2 pins)
PF7/SDA1/ PWM5	Output/I/O/ Output		8-bit PWM output.
PG7/INT1	I/O/Input	(Port G) 1-bit I/O port.	External interruption request input. Active at the falling edge.
EXTAL	Input	Connects a crystal for system clock oscillation. When a clock is supplied externally, input it to EXTAL pin and input a reversed phase clock to XTAL pin.	
XTAL	Output		
RST	Input	System reset; active at Low level.	
EXLC	Input	OSD display clock oscillation I/O. Oscillation frequency is determined by the external L and C.	
XLC	Output		
NC		No connected.	
V <sub>DD</sub>		Positive power supply.	
V <sub>ss</sub>		GND. Connect two V <sub>ss</sub> pins to GND.	

## Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA5/AN5  6 pins	<p>Port A</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Port A function selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z
PA6/VSYNC PA7/HSYNC  2 pins	<p>Port A</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Schmitt input</p> <p>HSYNC, VSYNC</p> <p>Input polarity "0" when reset</p>	Hi-Z
PB0 to PB7 PG7/INT1  9 pins	<p>Port B</p> <p>Port G</p> <p>Ports B, G data</p> <p>Ports B, G direction "0" when reset</p> <p>Data bus</p> <p>RD (Ports B, G)</p> <p>Schmitt input for PB0, PB1, PB2, PG7</p> <p>INT1</p>	Hi-Z
PF0/PWM0 to PF3/PWM3  4 pins	<p>Port F</p> <p>PWM0 to PWM3</p> <p>Port F function selection "0" when reset</p> <p>Port F data "1" when reset</p> <p>* 12V drive voltage Large current 12mA</p>	Hi-Z

Pin	Circuit format	When reset
PD0/INT2 PD3/SI PD4/HS0 PD5/HS1 PD6/RMC PD7/EC	<p>Port D</p> <p>INT2, SI, HS0, HS1, RMC, EC</p>	Hi-Z
PD1/SCK PD2/SO	<p>Port D</p> <p>SCK only</p>	Hi-Z
PE0/TO/ADJ	<p>Port E</p> <p>Internal reset signal</p> <p>MPX</p> <p>*1 ADJ signals are frequency dividing outputs for 32kHz oscillation frequency adjustment. ADJ2K provides usage as buzzer output.</p> <p>*2 Pull-up resistors approx. 150kΩ</p>	High level (with approximately 150kΩ resistor when reset)

Pin	Circuit format	When reset
PE1/PWM 1 pin	 <p>Port E</p> <p>PWM</p> <p>Port E function selection "0" when reset Port E data "1" when reset</p> <p>Port E direction "1" when reset</p> <p>Data bus</p> <p>RD (Port E)</p> <p>IP</p>	High level
PE2/TEX/INT0 PE3/TX 2 pins	 <p>Port E</p> <p>32kHz oscillation circuit control "1" when reset</p> <p>Schmitt input</p> <p>INT0</p> <p>Data bus</p> <p>RD (Port E)</p> <p>RD (Port E)</p> <p>IP</p> <p>Schmitt input</p> <p>Clock input</p> <p>PE2/ TEX/ INT0</p> <p>PE3/ TX</p>	Oscillation halted Port input
PE4/YM PE5/YS PE6/I 3 pins	 <p>Port E</p> <p>YM, YS, I</p> <p>Output polarity "0" when reset</p> <p>Port E function selection "0" when reset</p> <p>Port E data</p> <p>Data bus</p> <p>RD (Port E)</p> <p>IP</p> <p>Writing data to output polarity register and port data register brings output to active.</p>	Hi-Z

Pin	Circuit format	When reset
PF4/SCL0 PF5/SCL1/PWM4 PF6/SDA0 PF7/SDA1/PWM5  4 pins	<p>Port F</p> <p>SCL, SDA</p> <p>I<sup>2</sup>C bus enable</p> <p>PWM4, PWM5</p> <p>Port F function selection "0" when reset</p> <p>Port F data "1" when reset</p> <p>Schmitt input</p> <p>SCL, SDA (I<sup>2</sup>C bus circuit)</p> <p>* Large current 12mA</p> <p>To internal I<sup>2</sup>C pins (SCL1 for SCL0)</p> <p>BUS SW</p>	Hi-Z
R G B  3 pins	<p>R, G, B</p> <p>Output polarity "0" when reset</p> <p>Writing data to output polarity register brings output to active.</p>	Hi-Z
EXLC XLC  2 pins	<p>Oscillation control</p> <p>EXLC</p> <p>XLC</p> <p>OSD display clock</p>	Oscillation halted
EXTAL XTAL  2 pins	<p>EXTAL</p> <p>XTAL</p> <ul style="list-style-type: none"> <li>Diagram shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop mode. (This device does not enter stop mode.)</li> </ul>	Oscillation
$\overline{RST}$  1 pin	<p>Pull-up resistor</p> <p>OP Mask option</p> <p>Schmitt input</p>	Low level

**Absolute Maximum Ratings**(V<sub>ss</sub> = 0V reference)

Item	Symbol	Ratings	Unit	Remarks
Supply voltage	V <sub>DD</sub>	−0.3 to +7.0	V	
Input voltage	V <sub>IN</sub>	−0.3 to +7.0* <sup>1</sup>	V	
Output voltage	V <sub>OUT</sub>	−0.3 to +7.0* <sup>1</sup>	V	
Mid-voltage drive output voltage	V <sub>OUTP</sub>	−0.3 to +15.0	V	
High level output current	I <sub>OH</sub>	−5	mA	
High level total output current	ΣI <sub>OH</sub>	−50	mA	Total of all output pins
Low level output current	I <sub>OL</sub>	15	mA	Ports excluding large current output (value per pin)
	I <sub>OLC</sub>	20	mA	Large current output ports (value per pin* <sup>2</sup> )
Low level total output current	ΣI <sub>OL</sub>	130	mA	Total of all output pins
Operating temperature	T <sub>opr</sub>	−20 to +75	°C	
Storage temperature	T <sub>stg</sub>	−55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	375	mW	SDIP-52P-01

\*<sup>1</sup> V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub> + 0.3V.\*<sup>2</sup> The large current output port is Port D (PD) and Port F (PF).

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

**Recommended Operating Conditions**(V<sub>ss</sub> = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed operation range for 1/2 and 1/4 frequency dividing modes
		3.5	5.5	V	Guaranteed operation range for 1/16 frequency dividing mode or sleep mode
		2.7	5.5	V	Guaranteed operation range for TEX mode
		—	—	V	Guaranteed data hold range for stop mode* <sup>5</sup>
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	* <sup>1</sup>
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	* <sup>2</sup>
	V <sub>IHEX</sub>	V <sub>DD</sub> − 0.4	V <sub>DD</sub> + 0.3	V	EXTAL pin* <sup>3</sup> , TEX pin* <sup>4</sup>
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	* <sup>1</sup>
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	* <sup>2</sup>
	V <sub>ILEX</sub>	−0.3	0.4	V	EXTAL pin* <sup>3</sup> , TEX pin* <sup>4</sup>
Operating temperature	T <sub>opr</sub>	−20	+75	°C	

\*<sup>1</sup> PA1 to PA5, PB3 to PB7, PD2, PE0, PE1, PE3, SCL0, SCL1, SDA0, SDA1 pins\*<sup>2</sup> VSYNC, HSYNC, INT2, SCK, SI, HS0, HS1, RMC, EC, INT0, INT1, RST, PB0, PB1, PB2 pins\*<sup>3</sup> Specifies only during external clock input.\*<sup>4</sup> Specifies only during external event count input.\*<sup>5</sup> This device does not enter the stop mode.

**Electrical Characteristics****DC characteristics**

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V <sub>OH</sub>	PA, PB, PD, PE0 to PE1, PE4 to PE6, PG7, R, G, B	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -0.5mA	4.0			V
			V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -1.2mA	3.5			V
Low level output voltage	V <sub>OL</sub>	PA, PB, PD, PE0 to PE1, PE4 to PE6, PF0 to PF3, PG7, R, G, B	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA			0.6	V
		PD, PF PF4 to PF7 (SCL0, SCL1, SDA0, SDA1)	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 12.0mA			1.5	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.0mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 4.0mA			0.6	V
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.5		40	μA
	I <sub>IIE</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.5		-40	μA
	I <sub>IHT</sub>	TEX	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.1		10	μA
	I <sub>ILT</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.1		-10	μA
	I <sub>ILR</sub>	RST*1		-1.5		-400	μA
I/O leakage current	I <sub>Iz</sub>	PA, PB, PD, PE, PG7, R, G, B, RST*1	V <sub>DD</sub> = 5.5V, VI = 0, 5.5V			±10	μA
Open drain I/O leakage current (in N-ch Tr off state)	I <sub>LOH</sub>	PF0 to PF3	V <sub>DD</sub> = 5.5V, V <sub>OH</sub> = 12.0V			50	μA
		PF4 to PF7	V <sub>DD</sub> = 5.5V, V <sub>OH</sub> = 5.5V			10	μA
I <sup>2</sup> C bus switch connection impedance (in output Tr off state)	R <sub>BS</sub>	SCL0: SCL1 SDA0: SDA1	V <sub>DD</sub> = 4.5V VSCL0 = VSCL1 = 2.25V VSDA0 = VSDA1 = 2.25V			120	Ω
Supply current*2	I <sub>DD1</sub>	V <sub>DD</sub>	1/2 frequency dividing mode V <sub>DD</sub> = 5.5V, 16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)		18	28	mA
	I <sub>DD2</sub>		V <sub>DD</sub> = 3.3V, 32MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)		30	80	μA
	I <sub>DDS1</sub>		SLEEP mode V <sub>DD</sub> = 5.5V, 16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)		1.2	2.1	mA
	I <sub>DDS2</sub>	V <sub>DD</sub>	V <sub>DD</sub> = 3.3V, 32MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)		12	35	μA
	I <sub>DDS3</sub>		STOP mode*3 V <sub>DD</sub> = 5.5V, termination of 16MHz and 32MHz oscillation	—	—	—	μA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C <sub>IN</sub>	PA, PB, PD,PE0 to PE3, R, G, B, PF4 to PF7 ,PG7 ,EXTAL, TEX, EXLC, RST	Clock 1 MHz 0V other than the measured pins		10	20	pF

\*<sup>1</sup> For  $\overline{RST}$  pin, specifies the input current when pull-up resistance is selected, and specifies the leakage current when non-resistor is selected.

\*<sup>2</sup> When all output pins are left open. Specifies only when the OSD oscillation is halted.

\*<sup>3</sup> This device does not enter the stop mode.

## AC Characteristics

## (1) Clock timing

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig.2	8		16	MHz
System clock input pulse width	t <sub>XL</sub> , t <sub>XH</sub>	EXTAL	Fig. 1, Fig.2 External clock drive	28			ns
System clock input rise and fall times	t <sub>CR</sub> , t <sub>CF</sub>	EXTAL	Fig. 1, Fig.2 External clock drive			200	ns
Event count input clock pulse width	t <sub>EH</sub> , t <sub>EL</sub>	EC	Fig. 3	4t <sub>sys</sub> *1			ns
Event count input clock rise and fall times	t <sub>ER</sub> , t <sub>EF</sub>	EC	Fig. 3			20	ms
System clock frequency	fc	TEX TX	V <sub>DD</sub> = 2.7 to 5.5 V Fig. 2 (32kHz clock applied conditions)		32.768		kHz
Event count input clock pulse width	t <sub>TL</sub> , t <sub>TH</sub>	TEX	Fig. 3	10			μs
Event count input clock rise and fall times	t <sub>TR</sub> , t <sub>TF</sub>	TEX	Fig. 3			20	ms

\*1 Indicates three values according to the contents of the clock control register (CLC: 00FEh) upper 2 bits (CPU clock selection).

t<sub>sys</sub> (ns) = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing




Fig. 2. Clock applied conditions





Fig. 3. Event count clock timing




## (2) Serial transfer

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
<u>SCK</u> cycle time	t <sub>KCY</sub>	<u>SCK</u>	Input mode	1000		ns
			Output mode	8000/fc		ns
<u>SCK</u> High and Low level widths	t <sub>KH</sub> t <sub>KL</sub>	<u>SCK</u>	SCK input mode	400		ns
			SCK output mode	4000/fc – 50		ns
SI input setup time (for SCK ↑)	t <sub>SIK</sub>	SI	SCK input mode	100		ns
			SCK output mode	200		ns
SI hold time (for SCK ↑)	t <sub>KSI</sub>	SI	SCK input mode	200		ns
			SCK output mode	100		ns
<u>SCK</u> ↓ → SO delay time	t <sub>KSO</sub>	SO	SCK input mode		200	ns
			SCK output mode		100	ns

**Note)** The load of SCK output mode and SO output delay time is 50pF + 1TTL.

Fig. 4. Serial transfer timing




## (3) A/D converter

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						$\pm 3$	LSB
Zero transition voltage	VZT <sup>*1</sup>		Ta = 25°C VDD = 5.0V Vss = 0V	-10	10	70	mV
Full-scale transition voltage	VFT <sup>*2</sup>			4910	4970	5030	mV
Conversion time	tCONV			26/fADC <sup>*3</sup>			μs
Sampling time	tsAMP			6/fADC <sup>*3</sup>			μs
Analog input voltage	VIAN	AN0 to AN5		0		VDD	V

Fig. 5. Definitions for A/D converter terms



<sup>\*1</sup> VZT: Value at which the digital conversion value changes from 00h to 01h and vice versa.

<sup>\*2</sup> VFT: Value at which the digital conversion value changes from FEh to FFh and vice versa.

<sup>\*3</sup> fADC indicates the below values due to the contents of bit 6 (CKS) of the A/D control register (ADC: 00F6h):

$$f_{ADC} = f_c \text{ (CKS = "0"), } f_c/2 \text{ (CKS = "1")}$$

(4) Interruption, reset input (Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>ss</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption High, Low level widths	t <sub>IH</sub> t <sub>IL</sub>	<u>INT0</u> <u>INT1</u> <u>INT2</u>		1		μs
Reset input Low level width	t <sub>RSL</sub>	<u>RST</u>		32/fc		μs

Fig. 6. Interruption input timing







Fig. 7. RST input timing



(5) I<sup>2</sup>C bus timing(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
SCL clock frequency	f <sub>SCL</sub>	SCL		0	100	kHz
Bus-free time before starting transfer	t <sub>BUF</sub>	SDA, SCL		4.7		μs
Hold time for starting transfer	t <sub>HD; STA</sub>	SDA, SCL		4.0		μs
Clock Low level width	t <sub>LOW</sub>	SCL		4.7		μs
Clock High level width	t <sub>HIGH</sub>	SCL		4.0		μs
Setup time for repeated transfers	t <sub>SU; STA</sub>	SDA, SCL		4.7		μs
Data hold time	t <sub>HD; DAT</sub>	SDA, SCL		0*1		μs
Data setup time	t <sub>SU; DAT</sub>	SDA, SCL		250		ns
SDA, SCL rise time	t <sub>R</sub>	SDA, SCL			1	μs
SDA, SCL fall time	t <sub>F</sub>	SDA, SCL			300	ns
Setup time for transfer completion	t <sub>SU; STO</sub>	SDA, SCL		4.7		μs

\*1 The data hold time should be 300ns or more because the SCL rise time (300ns Max.) is not included in it.

Fig. 8. I<sup>2</sup>C bus transfer timingFig. 9. I<sup>2</sup>C bus device recommended circuit

- A pull-up resistor (Rp) must be connected to SDA0 (or SDA1) and SCL0 (or SCL1).
- The SDA0 (or SDA1) and SCL0 (or SCL1) series resistance can be used to reduce the spike noise caused by CRT flashover.

## (6) OSD timing



(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max	Unit
OSD clock frequency	fosc	EXLC XLC	Fig. 11	4	28*1	MHz
H SYNC pulse width	t <sub>HWD</sub>	H SYNC	Fig. 10	2		μs
V SYNC pulse width	t <sub>VWD</sub>	V SYNC	Fig. 10	1		H*2
H SYNC afterwrite rise and fall times	t <sub>HCG</sub>	H SYNC	Fig. 10		200	ns
V SYNC beforewrite rise and fall times	t <sub>VCG</sub>	V SYNC	Fig. 10		1.0	μs

\*1 The maximum value of fosc is specified with the following equation.

$$fosc [\text{max}] \leq fc \times 1.9$$


\*2 H indicates 1H SYNC period.

**Fig. 10. OSD timing****Fig. 11. LC oscillation circuit connection**

\*1 The series resistor for XLC is used to reduce the frequency of occurrence of the undesired radiation.

## Appendix

**Fig. 12. Recommended oscillation circuit**




Manufacture	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd ( $\Omega$ )	Circuit example		
MURATA MFG CO., LTD.	CSA10.0MTZ	10.0	30	30	0 *1	(i)		
	CSA12.0MTZ	12.0						
	CSA16.00MXZ040	16.0	5	5		(ii)		
	CST10.0MTW*	10.0	30	30				
	CST12.0MTW*	12.0						
	CST16.00MXW0C1*	16.0	5	5				
RIVER ELETEC CO., LTD.	HC-49/U03	8.0	18	18	330 *1	(i)		
		12.0	12	12				
		16.0	10	10				
KINSEKI LTD.	HC-49/U (-S)	8.0	10	10	0 *1	(i)		
		12.0	5	5				
		16.0	Open	Open				
	P3	32.768kHz	30	33	120k	(iii)		

\* Models with an asterisk have the built-in ground capacitance (C<sub>1</sub>, C<sub>2</sub>).

\*1 The series resistor for XTAL (Rd = 500 $\Omega$  or less) can reduce the effect of the noise caused by the electrostatic discharge.

## Mask Option Table


Item	Content	
Reset pin pull-up resistor	Non-existent	Existen

**Fig. 13. Characteristic curve**

**Package Outline**

Unit: mm

52PIN SDIP (PLASTIC) 600mil

**PACKAGE STRUCTURE**

SONY CODE	SDIP-52P-01
EIAJ CODE	SDIP052-P-0600-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER
PACKAGE WEIGHT	_____