

Data Sheet October 1998 File Number 1500.3

25A, 180V and 200V, 0.150 Ohm, N-Channel Power MOSFETs

These are N-Channel enhancement mode silicon gate power field effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA09594.

Ordering Information


PART NUMBER	PACKAGE	BRAND
RFK25N18	TO-204AE	RFK25N18
RFK25N20	TO-204AE	RFK25N20

NOTE: When ordering, use the entire part number.

Features


- 25A, 180V and 200V
- $r_{DS(ON)} = 0.150\Omega$

Symbol



Packaging

JEDEC TO-204AE



RFK25N18, RFK25N20

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	RFK25N18	RFK25N20	UNITS
Drain to Source Voltage (Note 1)	180	200	V
Drain to Gate Voltage (RGS = $20k\Omega$) (Note 1)	180	200	V
Continuous Drain Current	25	25	Α
Pulsed Drain Current (Note 3)	60	60	Α
Gate to Source Voltage	±20	±20	V
Maximum Power Dissipation	150	150	W
Linear Derating Factor	1.2	1.2	W/oC
Operating and Storage Temperature	-55 to 150	-55 to 150	°C
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10sTL	260	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0				
RFK25N18			180	-	-	V
RFK25N20			200	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250\mu A$	2	-	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS} , V _{GS} = 0V	-	-	1	μΑ
		$V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{GS} = 0 \text{V}, T_{C} = 125^{\circ}\text{C}$	-	-	25	μΑ
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	I _D = 25A, V _{GS} = 10V (Figures 6, 7)	-	-	0.150	Ω
Drain to Source On Voltage (Note 2)	V _{DS(ON)}	I _D = 25A, V _{GS} = 10V	-	-	3.75	V
Turn On Delay Time	t _d (ON)	$I_D \approx$ 12.5A, V_{DD} = 100V, R_G = 50 , V_{GS} = 10V R_L = 8 , (Figures 10, 11, 12)	-	40	80	ns
Rise Time	t _r		-	150	225	ns
Turn-Off Delay Time	t _d (OFF)		-	300	400	ns
Fall Time	t _f		-	120	200	ns
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V f = 1MHz (Figure 9)	-	-	3500	pF
Output Capacitance	C _{OSS}		-	-	900	pF
Reverse Transfer Capacitance	C _{RSS}			-	400	pF
Thermal Resistance Junction to Case	$R_{ heta JC}$		-	-	0.83	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V _{SD}	I _{SD} = 12.5A	-	-	1.4	V
Diode Reverse Recovery Time	t _{rr}	$I_{SD} = 4A$, $dI_{SD}/dt = 100A/\mu s$	-	300	-	ns

NOTES:

- 2. Pulse test: pulse width $\leq 300 \mu s$ Duty Cycle $\leq 2\%$.
- 3. Repetitive rating: pulse width is limited by maximum junction temperature.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. TRANSFER CHARACTERISTICS




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. SATURATION CHARACTERISTICS




FIGURE 6. DRAIN TO SOURCE ON RESISTANCE vs DRAIN CURRENT

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 9. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 10. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS




FIGURE 13. GATE CHARGE TEST CIRCUIT




FIGURE 14. GATE CHARGE WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium

TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.

7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029