# **MC68HC05P6**

TECHNICAL DATA

# MC68HC05P6 HCMOS MICROCONTROLLER UNIT

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### TABLE OF CONTENTS

Paragrap	h	Title	Page
		CTION 1	
	GENERAL	DESCRIPTION	
1.1	Features		
1.2	Mask Options		•
1.3	MCU Structure		•
1.4	Pin Assignments		
1.4.1			1-4
1.4.2			1-5
1.4.2.1	,		1-5
1.4.2.2	Ceramic Resonator		1-6
1.4.2.3	RC Oscillator		1-7
1.4.2.4	External Clock		1-8
1.4.3	RESET		1-8
1.4.4	ĪRQ		1-8
1.4.5	PA7-PA0		1-9
1.4.6	PB7/SCK		1-9
1.4.7	PB6/SDI	•••••	1-9
1.4.8	PB5/SDO		1-9
1.4.9	PC7/V <sub>RH</sub>	•••••	1-9
1.4.10	PC6/AN0		1-9
1.4.11	PC5/AN1		1-9
1.4.12	PC4/AN2		1-10
1.4.13	PC3/AN3		1-10
1.4.14	PC2-PC0		1-10
1.4.15	PD7/TCAP		1-10
1.4.16	PD5		1-10
1.4.17	TCMP		1-10
	SFO	CTION 2	
		EMORY	
2.1	Memory Map		2-1
2.2	Input/Output Section		2-1
2.3	RAM		
2.4	ROM		2-4
2.5	Self-Check ROM		2-4

# FFABS ខែ ទេសាស Jadu Stor, Inc. (Continued)

Paragrap	h Title	Page
	SECTION 3	
0.4	CENTRAL PROCESSOR UNIT (CPU)	0.4
3.1	CPU Registers	
3.1.1	Accumulator	
3.1.2	Index Register	
3.1.3	Stack Pointer	
3.1.4	Program Counter	
3.1.5	Condition Code Register	
3.1.5.1	Half-Carry Flag (H)	
3.1.5.2	Interrupt Mask (I)	
3.1.5.3	Negative Flag (N)	
3.1.5.4	Zero Flag (Z) Carry/Borrow Flag (C)	
3.1.5.5		
3.2	Arithmetic/Logic Unit (ALU)	3-0
	SECTION 4	
	INTERRUPTS	
4.1	Interrupt Sources	4-1
4.1.1	Software Interrupt	4-1
4.1.2	External Interrupt	
4.1.3	Timer Interrupts	
4.1.3.1	Input Capture Interrupt	
4.1.3.2	Output Compare Interrupt	
4.1.3.3	Timer Overflow Interrupt	
4.2	Interrupt Processing	4-4
	SECTION 5	
	RESETS	
5.1	Reset Sources	5-1
5.1.1	Power-On Reset	5-1
5.1.2	External Reset	5-1
5.1.3	Computer Operating Properly (COP) Watchdog Reset	5-2
5.2	Reset States	5-3
5.2.1	CPU	5-3
5.2.2	I/O Port Registers	5-3
5.2.3	Capture/Compare Timer	5-3
5.2.4	Serial I/O Port (SIOP)	5-4
5.2.5	COP Watchdog	5-4
5.2.6	Analog-to-Digital Converter (ADC)	5-4

**MOTOROLA** 

# FARIST ARE SEANITEMENT (Continued)

Paragrap	h Title	Page
	SECTION 6	
6.1	LOW POWER MODES Stop Mode	6-1
6.2	Wait Mode	
6.3	Halt Mode	
6.4	Data-Retention Mode	
	SECTION 7	
	PARALLEL I/O	
7.1	I/O Port Function	7-1
7.2	Port A	7-1
7.2.1	Port A Data Register (PORTA)	7-1
7.2.2	Data Direction Register A (DDRA)	7-2
7.3	Port B	7-4
7.3.1	Port B Data Register (PORTB)	7-4
7.3.2	Data Direction Register B (DDRB)	7-5
7.4	Port C	
7.4.1	Port C Data Register (PORTC)	
7.4.2	Data Direction Register C (DDRC)	
7.5	Port D	
7.5.1	Port D Data Register (PORTD)	
7.5.2	Data Direction Register D (DDRD)	7-11
	SECTION 8	
	CAPTURE/COMPARE TIMER	
8.1	Timer Operation	
8.1.1	Input Capture	
8.1.2	Output Compare	
8.2	Timer I/O Registers	
8.2.1	Timer Control Register (TCR)	
8.2.2	Timer Status Register (TSR)	
8.2.3	Timer Registers (TRH and TRL)	
8.2.4	Alternate Timer Registers (ATRH and ATRL)	
8.2.5	Input Capture Registers (ICRH and ICRL)	
8.2.6	Output Compare Registers (OCRH and OCRL)	8-10

# FFABLEARFS GANDANTE tor, Inc. (Continued)

Paragrap	h Title	Page
	SECTION 9	
	SERIAL I/O PORT (SIOP)	
9.1	SIOP Operation	9-2
9.1.1	SIOP Pin Functions	9-2
9.1.2	Serial Clock	9-3
9.1.3	Data Movement	9-4
9.2	SIOP I/O Registers	9-4
9.2.1	SIOP Control Register (SCR)	
9.2.2	SIOP Status Register (SSR)	
9.2.3	SIOP Data Register (SDR)	
	SECTION 10	
	ANALOG-TO-DIGITAL CONVERTER (ADC)	
10.1	ADC Operation	10-1
10.1.1	Pin Functions	10-2
10.1.1.1	1 PC7/V <sub>RH</sub>	10-2
10.1.1.2	PC6/AN0, PC5/AN1, PC4/AN2, and PC3/AN3	10-2
10.1.2	Conversion Accuracy	10-2
10.1.3	Conversion Time	10-2
10.1.4	Internal RC Oscillator	10-3
10.2	ADC I/O Registers	10-3
10.2.1	ADC Status and Control Register (ADSCR)	10-3
10.2.2	ADC Data Register (ADDR)	10-6
	SECTION 11	
	SELF-CHECK ROM	
11.1	Self-Check Tests	11-1
11.2	Self-Check Results	11-1
11.3	Self-Check Circuit	11-2
	SECTION 12	
	INSTRUCTION SET	
12.1	Addressing Modes	12-1
12.1.1	Inherent	
12.1.2	Immediate	12-3
12.1.3	Direct	12-4
12.1.4	Extended	12-5

# **हिम्हाइटकोह Semigraphic tor, Inc.** (Continued)

Paragrap	h Title	Page
12.1.5	Indexed, No Offset	12-6
12.1.6	Indexed, 8-Bit Offset	12-6
12.1.7	Indexed, 16-Bit Offset	12-6
12.1.8	Relative	12-8
12.2	Instruction Types	12-9
12.2.1	Register/Memory Instructions	12-9
12.2.2	Read-Modify-Write Instructions	12-10
12.2.3	Jump/Branch Instructions	12-10
12.2.4	Bit Manipulation Instructions	12-12
12.2.5	Control Instructions	12-12
12.3	Instruction Set Summary	12-13
12.4	Opcode Map	12-18
	SECTION 13	
	ELECTRICAL SPECIFICATIONS	
13.1	Maximum Ratings	13-1
13.2	Thermal Characteristics	13-1
13.3	Power Considerations	
13.4	DC Electrical Characteristics (V <sub>DD</sub> = 5.0 Vdc)	13-3
13.5	DC Electrical Characteristics (V <sub>DD</sub> = 3.3 Vdc)	13-4
13.6	ADC Characteristics	13-7
13.7	Control Timing (V <sub>DD</sub> = 5.0 Vdc)	13-8
13.8	Control Timing (V <sub>DD</sub> = 3.3 Vdc)	13-10
13.9	SIOP Timing (V <sub>DD</sub> = 5.0 Vdc)	13-12
13.10	SIOP Timing (V <sub>DD</sub> = 3.3 Vdc)	13-13
	SECTION 14	
	MECHANICAL SPECIFICATIONS	
14.1	PDIP	14-1
14.2	SOIC	14-2

# Free Actie Sem CONTENTS, Inc. (Concluded)

Section	Title	Page
	SECTION 15	
	ORDERING INFORMATION	
15.1	MCU Ordering Forms	15-1
15.2	Application Program Media	15-2
15.2.1	Diskettes	15-2
15.2.2	EPROMs	15-3
15.3	ROM Program Verification	15-4
15.4	ROM Verification Units (RVUs)	15-5
15.5	XC Status Letter	15-5

#### LIST OF FIGURES

Figure	Title	Page
1-1	MC68HC05P6 Block Diagram	1-3
1-2	Pin Assignments	1-4
1-3	Bypassing Layout Recommendation	1-5
1-4	Crystal Connections	1-6
1-5	Ceramic Resonator Connections	1-7
1-6	RC Oscillator Connections	1-7
1-7	External Clock Connections	1-8
2-1	Memory Map	2-2
2-2	I/O Registers	2-3
3-1	Programming Model	3-1
3-2	Accumulator	3-2
3-3	Index Register	3-2
3-4	Stack Pointer	3-3
3-5	Program Counter	3-4
3-6	Condition Code Register	3-4
4-1	External Interrupt Logic	4-2
4-2	Interrupt Stacking Order	4-4
4-3	Interrupt Flowchart	4-6
5-1	Reset Sources	5-2
5-2	COP Register (COPR)	5-2
6-1	STOP/HALT/WAIT Flowchart	6-4
7-1	Port A Data Register (PORTA)	7-2
7-2	Data Direction Register A (DDRA)	7-2
7-3	Port A I/O Circuit	7-3
7-4	Port B Data Register (PORTB)	7-4
7-5	Data Direction Register B (DDRB)	
7-6	Port B I/O Circuit	7-6

MC68HC05P6 MOTOROLA

# LIST OF FIGURES Freescale Semiconductor, Inc.

Figure	Title	Page
7-7	Port C Data Register (PORTC)	7-7
7-8	Data Direction Register C (DDRC)	7-8
7-9	Port C I/O Circuit	7-9
7-10	Port D Data Register (PORTD)	7-10
7-11	Data Direction Register D (DDRD)	7-11
7-12	Port D I/O Circuit	7-12
8-1	Timer Block Diagram	8-1
8-2	Input Capture Operation	8-3
8-3	Output Compare Operation	8-4
8-4	Timer Control Register (TCR)	8-5
8-5	Timer Status Register (TSR)	8-6
8-6	Timer Registers (TRH and TRL)	8-7
8-7	Timer Register Reads	
8-8	Alternate Timer Registers (ATRH and ATRL)	8-8
8-9	Alternate Timer Register Reads	8-9
8-10	Input Capture Register (ICRH/ICRL)	
8-11	Output Compare Registers (OCRH and OCRL)	8-10
9-1	SIOP Block Diagram	9-1
9-2	SIOP Data/Clock Timing	9-3
9-3	Master/Slave SIOP Shift Register Operation	9-4
9-4	SIOP Control Register (SCR)	9-5
9-5	SIOP Status Register (SCR)	9-5
9-6	SIOP Data Register (SDR)	9-6
10-1	ADC Block Diagram	
10-2	ADC Status and Control Register (ADSCR)	
10-3	ADC Data Register (ADDR)	10-6
11-1	Self-Check Circuit	11-2
13-1	Test Load	
13-2	I <sub>DD</sub> vs Internal Clock Frequency (T = 25 °C)	13-5
13-3	I <sub>DD</sub> vs Internal Clock Frequency (T = -40 °C to +125 °C)	13-6

MOTOROLA

# Freescale Semiconductor, Inc. (Concluded)

Figure	Title	Page
13-4	TCAP Timing	13-9
13-5	STOP Recovery Timing	13-9
13-6	External Interrupt Timing	13-10
13-7	Power-On Reset Timing	13-11
13-8	External Reset Timing	13-11
13-9	SIOP Timing	13-12
14-1	Case #710-02	14-1
14-2	Case #751F-02	14-2

MC68HC05P6 MOTOROLA

MOTOROLA MC68HC05P6

#### LIST OF TABLES

Table	Title	Page
4-1	Reset/Interrupt Vector Addresses	4-5
7-1	Port A Pin Functions	7-4
7-2	Port B Pin Functions	7-6
7-3	Port C Pin Functions	7-9
7-4	Port D Pin Functions	7-12
10-1	ADC Input Channel Selection	10-5
11-1	Self-Check Circuit LED Codes	10-1
12-1	Inherent Addressing Instructions	12-2
12-2	Immediate Addressing Instructions	
12-3	Direct Addressing Instructions	
12-4	Extended Addressing Instructions	
12-5	Indexed Addressing Instructions	
12-6	Relative Addressing Instructions	
12-7	Register/Memory Instructions	
12-8	Read-Modify-Write Instructions	
12-9	Jump and Branch Instructions	
12-10	Bit Manipulation Instructions	
12-11	Control Instructions	
12-12	Instruction Set	12-14
13-1	Maximum Ratings	
13-2	Thermal Resistance	
13-3	DC Electrical Characteristics (V <sub>DD</sub> = 5.0 Vdc)	13-3
13-4	DC Electrical Characteristics (V <sub>DD</sub> = 3.3 Vdc)	
13-5	A/D Converter Characteristics	
13-6	Control Timing (V <sub>DD</sub> = 5.0 Vdc)	
13-7	Control Timing (V <sub>DD</sub> = 3.3 Vdc)	13-10
13-8	SIOP Timing (V <sub>DD</sub> = 5.0 Vdc)	13-12
13-9	SIOP Timing (V <sub>DD</sub> = 3.3 Vdc)	13-13

MOTOROLA MC68HC05P6 xiv

# SECTION 1 GENERAL DESCRIPTION

The MC68HC05P6 is a member of the low-cost, high-performance M68HC05 Family of 8-bit microcontroller units (MCUs). The M68HC05 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the family use the popular M68HC05 central processor unit (CPU) and are available with a variety of subsystems, memory sizes and types, and package types.

On-chip memory of the MC68HC05P6 includes 176 bytes of user RAM and 4672 bytes of user ROM.

#### 1.1 Features

Features of the MC68HC05P6 MCU include the following:

- Popular M68HC05 Central Processor Unit
- Memory-Mapped Input/Output (I/O) Registers
- 4672 Bytes of User ROM Including 48 Bytes of Page Zero ROM and 16 User Vector Locations
- 176 Bytes of User RAM
- 20 I/O Port Pins and One Input-Only Port Pin
- On-Chip Oscillator with Crystal or Ceramic Resonator Connections or Resistor-Capacitor (RC) Connections
- 4-Input, 8-Bit Analog-to-Digital Converter (ADC)
- Synchronous Serial I/O Port (SIOP)
- 16-Bit Capture/Compare Timer
- Fully Static Operation with No Minimum Clock Speed
- Self-Check ROM
- Computer Operating Properly (COP) Watchdog
- Power-Saving Stop (or Halt), Wait, and Data-Retention Modes
- 8 × 8 Unsigned Multiply Instruction
- 28-Pin Plastic Dual In-Line Package (PDIP)
- 28-Pin Small Outline Integrated Circuit (SOIC)

# 1.2 Mask Options Freescale Semiconductor, Inc.

The following MC68HC05P6 mask options are available:

- On-chip oscillator connections: crystal/ceramic resonator connections or resistor-capacitor (RC) network connections
- STOP instruction: enabled or disabled
- SIOP clock rate: oscillator frequency divided by 8, 16, 32, or 64
- SIOP data format: MSB-first or LSB-first
- External interrupt pin: edge-triggered or edge- and level-triggered
- COP watchdog: enabled or disabled

## Figure 1-1 shows the structure of the MC68HC05P6 MCU.

1.3 MCU Structure




Figure 1-1. MC68HC05P6 Block Diagram

## 1.4 Pin Assignments Freescale Semiconductor, Inc.

Figure 1-2 shows the MC68HC05P6 pin assignments.




Figure 1-2. Pin Assignments

#### 1.4.1 $V_{DD}$ and $V_{SS}$

 $V_{DD}$  and  $V_{SS}$  are the power supply and ground pins. The MCU operates from a single 5 V power supply.

Very fast signal transitions occur on the MCU pins, placing very high short-duration current demands on the power supply. To prevent noise problems, take special care to provide good power supply bypassing at the MCU. Place bypass capacitors as close to the MCU as possible, as Figure 1-3 shows. C2 is an optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels.




Figure 1-3. Bypassing Layout Recommendation

#### 1.4.2 OSC1 and OSC2

The OSC1 and OSC2 pins are the control connections for the on-chip oscillator. Depending on the mask option selected, the oscillator can be driven by any of the following:

- Crystal
- Ceramic resonator
- Resistor-capacitor network
- External clock signal

The frequency of the internal oscillator is fosc. The MCU divides the internal oscillator output by two to produce the internal clock. The frequency of the internal clock is fop.

#### 1.4.2.1 Crystal

With the crystal/ceramic resonator mask option, a crystal connected to the OSC1 and OSC2 pins can drive the on-chip oscillator. Figure 1-4 shows a typical crystal oscillator circuit for an AT-cut, parallel resonant crystal. Follow the crystal supplier's recommendations, as the crystal parameters determine the external component values required to provide reliable start-up and maximum stability. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the crystal and capacitors as close as possible to the pins.

Use an AT-cut crystal and not an AT-strip crystal. The MCU may overdrive an AT-strip crystal.




Figure 1-4. Crystal Connections

#### 1.4.2.2 Ceramic Resonator

To reduce cost, use a ceramic resonator in place of the crystal. Use the circuit in Figure 1-5 for a ceramic resonator, and follow the resonator manufacturer's recommendations. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the resonator as close as possible to the pins.

#### NOTE

Because the frequency stability of ceramic resonators is not as high as that of crystal oscillators, using a ceramic resonator may degrade the performance of the analog-to-digital converter (ADC).

1-6

# MCU CERAMIC RESONATOR VSS VSS VSS C1 C2 VDD CERAMIC RESONATOR VSS

Figure 1-5. Ceramic Resonator Connections

#### 1.4.2.3 RC Oscillator

For maximum cost reduction, the RC oscillator mask option allows the configuration shown in Figure 1-6 to drive the on-chip oscillator. The relationship between  $f_{OSC}$  and the external components is  $f_{OSC} \approx 1 \div 2.28 RC$ . The OSC2 signal is a square wave, and the signal on OSC1 is a triangular wave. The optimum frequency for the RC oscillator configuration is 2 MHz. Mount the RC components as close as possible to the pins for start-up stabilization and to minimize output distortion.




Figure 1-6. RC Oscillator Connections

#### 1.4.2.4 External Clock

With the RC oscillator mask option, an external clock from another CMOS-compatible device can drive the OSC1 input. Leave the OSC2 pin unconnected, as Figure 1-7 shows.




Figure 1-7. External Clock Connections

#### 1.4.3 **RESET**

A logic zero on the RESET pin forces the MCU to a known start-up state. (See **5.1.2 External Reset** for more information.)

#### 1.4.4 IRQ

The IRQ pin has the following functions:

- Applying asynchronous external interrupt signals (See 4.1.2 External Interrupt.)
- Applying V<sub>TST</sub> to put the MCU in self-check mode (See SECTION 11 SELF-CHECK ROM.)

1-8

#### 1.4.5 PA7-PA0

PA7-PA0 are the pins of port A, a general-purpose bidirectional I/O port.

#### 1.4.6 PB7/SCK

PB7/SCK is a general-purpose bidirectional port B I/O pin. When the serial I/O port (SIOP) is enabled, PB7/SCK is the serial clock input pin (slave mode) or the serial clock output pin (master mode).

#### 1.4.7 PB6/SDI

PB6/SDI is a general-purpose bidirectional port B I/O pin. When the serial I/O port (SIOP) is enabled, PB6/SDI is the serial data input pin.

#### 1.4.8 PB5/SDO

PB5/SDO is a general-purpose bidirectional port B I/O pin. When the serial I/O port (SIOP) is enabled, PB5/SDO is the serial data output pin.

#### 1.4.9 PC7/V<sub>RH</sub>

 $PC7/V_{RH}$  is a general-purpose bidirectional port C I/O pin. When the analog-to-digital converter (ADC) is enabled,  $PC7/V_{RH}$  is the positive reference voltage pin for the ADC.

#### 1.4.10 PC6/AN0

PC6/AN0 is a general-purpose bidirectional port C I/O pin. When the analog-to-digital converter (ADC) is enabled, PC6/AN0 is an analog input pin to the ADC.

#### 1.4.11 PC5/AN1

PC5/AN1 is a general-purpose bidirectional port C I/O pin. When the analog-to-digital converter (ADC) is enabled, PC5/AN1 is an analog input pin to the ADC.

#### 1.4.12 PC4/AN2

PC4/AN2 is a general-purpose bidirectional port C I/O pin. When the analog-to-digital converter (ADC) is enabled, PC4/AN2 is an analog input pin to the ADC.

#### 1.4.13 PC3/AN3

PC3/AN3 is a general-purpose bidirectional port C I/O pin. When the analog-to-digital converter (ADC) is enabled, PC3/AN3 is an analog input pin to the ADC.

#### 1.4.14 PC2-PC0

PC2-PC0 are general-purpose bidirectional port C I/O pins.

#### 1.4.15 PD7/TCAP

PD7/TCAP serves as both a general-purpose input-only port D I/O pin and as the input capture line for the capture/compare timer.

#### 1.4.16 PD5

PD5 is a general-purpose bidirectional port D I/O pin.

#### 1.4.17 TCMP

TCMP is the output pin for the output compare function of the capture/compare timer.

1-10

#### SECTION 2 MEMORY

This section describes the organization of the on-chip memory.

#### 2.1 Memory Map

The CPU can address 8 Kbytes of memory space. The ROM portion of memory holds the program instructions, fixed data, user-defined vectors, and interrupt service routines. The RAM portion of memory holds variable data. I/O registers are memory-mapped so that the CPU can access their locations in the same way that it accesses all other memory locations. Figure 2-1 is a memory map of the MCU.

#### 2.2 Input/Output Section


The first 32 addresses of the memory space, \$0000–\$001F, are the I/O section. These are the addresses of the I/O control registers, status registers, and data registers. (See Figure 2-2.)

One I/O register shown in Figure 2-2 is located outside the 32-byte I/O section: the computer operating properly (COP) register is mapped at \$1FF0.

#### 2.3 **RAM**

The 176 addresses from \$0050 to \$00FF are RAM locations. The CPU uses the top 64 RAM addresses, \$00C0-\$00FF, as the stack. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. During a subroutine call, the CPU uses two stack bytes to store the return address. The stack pointer decrements during pushes and increments during pulls.

Be careful when using nested subroutines or multiple interrupt levels. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.



<sup>\*</sup> Writing zero to bit 0 of \$1FF0 clears the COP watchdog timer. Reading \$1FF0 returns user ROM data.

Figure 2-1. Memory Map

#### Freescale Semiconductor, Inc. Bit 7 6 5 3 2 Bit 0 \$0000 PA7 PA<sub>6</sub> PA<sub>5</sub> PA4 PA3 PA2 PA<sub>1</sub> PA<sub>0</sub> **PORTA** \$0001 PB7 PB6 PB5 0 0 0 0 0 **PORTB** PC7 PC4 PC3 PC1 \$0002 PC6 PC5 PC<sub>2</sub> PC0 **PORTC** \$0003 PD7 0 PD<sub>5</sub> 1 0 0 0 **PORTD** 0 \$0004 DDRA7 DDRA6 DDRA5 DDRA4 DDRA3 DDRA2 DDRA<sub>1</sub> DDRA0 **DDRA** \$0005 DDRB7 DDRB6 DDRB5 **DDRB** 1 \$0006 DDRC7 DDRC6 DDRC5 DDRC4 DDRC3 DDRC2 DDRC1 DDRC0 **DDRC** \$0007 0 0 DDRD5 0 0 0 0 0 **DDRD** \$0008 **UNUSED** \$0009 **UNUSED** \$000A 0 SPE 0 **MSTR** 0 0 0 0 SCR \$000B SPIF DCOL 0 0 0 0 0 0 SSR \$000C Bit 7 5 4 3 2 1 Bit 0 **SDR** 6 \$000D **RESERVED** \$000E **UNUSED** \$000F **UNUSED** \$0010 **UNUSED** \$0011 **UNUSED** \$0012 ICIE OCIE TOIE 0 **IEDG** OLVL 0 0 **TCR** \$0013 **ICF** OCF TOF **TSR** 0 0 0 0 0 \$0014 **Bit 15** 14 13 12 10 9 Bit 8 **ICRH** 11 \$0015 Bit 7 4 2 1 6 5 3 Bit 0 **ICRL** \$0016 Bit 15 14 13 12 11 10 9 Bit 8 **OCRH** \$0017 Bit 7 2 6 5 4 3 1 Bit 0 **OCRL** \$0018 Bit 15 14 13 12 11 10 9 Bit 8 **TCRH** \$0019 Bit 7 6 5 4 3 2 Bit 0 **TCRL** 1 \$001A **Bit 15** 14 13 12 11 10 9 Bit 8 **ACRH** \$001B Bit 7 6 5 4 2 3 1 **ACRL** Bit 0 \$001C **UNUSED** \$001D Bit 7 6 5 4 3 2 Bit 0 **ADDR** 1 $\overline{\infty}$ \$001E **ADRC ADON** 0 0 CH2 CH1 CHO **ADSCR** \$001F **RESERVED** \$1FF0 COPC COPR

Figure 2-2. I/O Registers

#### 2.4 **ROM**

The ROM is located in three areas of the memory map:

- Addresses \$0020-\$004F contain 48 bytes of page zero ROM.
- Addresses \$0100-\$12FF contain 4608 bytes of ROM.
- Addresses \$1FF0-\$1FFF contain 16 bytes of ROM reserved for vectors.

#### 2.5 Self-Check ROM

Addresses \$1F00-\$1FEF contain the self-check ROM. When activated, the self-check program performs a series of MCU functional tests. (See **SECTION 11 SELF-CHECK ROM**.)

2-4

# SECTION 3 CENTRAL PROCESSOR UNIT

This section describes the CPU registers.

#### 3.1 CPU Registers

Figure 3-1 shows the five CPU registers. CPU registers are not part of the memory map.




Figure 3-1. Programming Model

#### 3.1.1 Accumulator

The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and results of arithmetic and nonarithmetic operations.




Figure 3-2. Accumulator

#### 3.1.2 Index Register

In the indexed addressing modes, the CPU uses the byte in the index register to determine the conditional address of the operand. (See **12.1 Addressing Modes**.)



Figure 3-3. Index Register

The 8-bit index register can also serve as a temporary data storage location.

3-2

#### 3.1.3 Stack Pointer

The stack pointer is a 16-bit register that contains the address of the next location on the stack. During a reset or after the reset stack pointer (RSP) instruction, the stack pointer is preset to \$00FF. The address in the stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack.




Figure 3-4. Stack Pointer

The ten most significant bits of the stack pointer are permanently fixed at 0000000011, so the stack pointer produces addresses from \$00C0 to \$00FF. If subroutines and interrupts use more than 64 stack locations, the stack pointer wraps around to address \$00FF and begins writing over the previously stored data. A subroutine uses two stack locations; an interrupt uses five locations.

#### 3.1.4 Program Counter

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched. The three most significant bits of the program counter are ignored internally and appear as 000.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.




Figure 3-5. Program Counter

#### 3.1.5 Condition Code Register

The condition code register is an 8-bit register whose three most significant bits are permanently fixed at 111. The condition code register contains the interrupt mask and four flags that indicate the results of the instruction just executed. The following paragraphs describe the functions of the condition code register.




Figure 3-6. Condition Code Register

3-4

#### 3.1.5.1 Half-Carry Flag (H)

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an ADD or ADC operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations.

#### 3.1.5.2 Interrupt Mask (I)

Setting the interrupt mask disables interrupts. If an interrupt request occurs while the interrupt mask is logic zero, the CPU saves the CPU registers on the stack, sets the interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs while the interrupt mask is set, the interrupt request is latched. Normally, the CPU processes the latched interrupt as soon as the interrupt mask is cleared again.

A return from interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can be cleared only by a software instruction.

#### 3.1.5.3 Negative Flag (N)

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.

#### 3.1.5.4 Zero Flag (Z)

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00.

#### 3.1.5.5 Carry/Borrow Flag (C)

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag.

#### 3.2 Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logical operations defined by the instruction set.

The binary arithmetic circuits decode instructions and set up the ALU for the selected operation. Most binary arithmetic is based on the addition algorithm, carrying out subtraction as negative addition. Multiplication is not performed as a discrete operation but as a chain of addition and shift operations within the ALU. The multiply instruction (MUL) requires 11 internal processor cycles to complete this chain of operations.

# SECTION 4 INTERRUPTS

This section describes how interrupts temporarily change the normal processing sequence.

#### 4.1 Interrupt Sources

The following sources can generate interrupt requests:

- SWI instruction
- IRQ pin
- Capture/compare timer

An interrupt temporarily stops normal program execution to process a particular event. An interrupt does not stop the execution of the instruction in progress, but takes effect when the current instruction completes its execution. Interrupt processing automatically saves the CPU registers on the stack and loads the program counter with a user-defined interrupt vector address.

## 4.1.1 Software Interrupt

The software interrupt (SWI) instruction causes a nonmaskable interrupt.

## 4.1.2 External Interrupt

An interrupt signal on the IRQ pin latches an external interrupt request. When the CPU completes its current instruction, it tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code register. If the I bit is clear, the CPU then begins the interrupt sequence. The CPU clears the IRQ latch while it fetches the interrupt vector, so another external interrupt request can be latched during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request.

#### Freescale Semiconductor, Inc. LEVEL-SENSITIVE TRIGGER CONDITION CODE REGISTER (MASK OPTION) H I N Z C $V_{DD}$ **EXTERNAL** INTERRUPT REQUEST D Q $\overline{\mathbf{Q}}$ R RESET EXTERNAL INTERRUPT **BEING SERVICED** (VECTOR FETCH)

Figure 4-1. External Interrupt Logic

Interrupt triggering sensitivity of the  $\overline{IRQ}$  pin is a mask option. The  $\overline{IRQ}$  pin can be negative edge-triggered or negative edge- and low-level-triggered. The low-level-sensitive triggering option allows the wired-OR use of multiple external interrupt sources. An external interrupt request is latched as long as any source is holding the  $\overline{IRQ}$  pin low.

#### 4.1.3 Timer Interrupts

The capture/compare timer can generate the following interrupts:

- Input capture interrupt
- Output compare interrupt
- Timer overflow interrupt

Setting the I bit in the condition code register disables timer interrupts.

## 4.1.3.1 Input Capture Interrupt

An input capture interrupt request occurs if the input capture flag, ICF, becomes set while the input capture interrupt enable bit, ICIE, is also set. ICF is in the timer status register, and ICIE is in the timer control register. (See SECTION 8 CAPTURE/COMPARE TIMER.)

#### 4.1.3.2 Output Compare Interrupt

An output compare interrupt request occurs if the output compare flag, OCF, becomes set while the output compare interrupt enable bit, OCIE, is also set. OCF is in the timer status register, and OCIE is in the timer control register. (See SECTION 8 CAPTURE/COMPARE TIMER.)

## 4.1.3.3 Timer Overflow Interrupt

A timer overflow interrupt request occurs if the timer overflow flag, TOF, becomes set while the timer overflow interrupt enable bit, TOIE, is also set. TOF is in the timer status register, and TOIE is in the timer control register. (See SECTION 8 CAPTURE/COMPARE TIMER.)

#### 4.2 Interrupt Processing

The CPU begins servicing an interrupt by taking the following actions:

- Stores the CPU registers on the stack in the order shown in Figure 4-2
- Sets the I bit in the condition code register to prevent further interrupts
- Loads the program counter with the contents of the appropriate interrupt vector locations:
  - \$1FFC and \$1FFD (software interrupt vector)
  - \$1FFA and \$1FFB (external interrupt vector)
  - \$1FF8 and \$1FF9 (timer interrupt vector)

The return from interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in Figure 4-2.




Figure 4-2. Interrupt Stacking Order

Freescale Semiconductor, Inc.
Table 4-1 summarizes the reset and interrupt sources and vector assignments.

Table 4-1. Reset/Interrupt Vector Addresses

Function	Source	Local Mask	Global Mask	Priority (1 = Highest)	Vector Address
Reset	Power-On RESET Pin COP Watchdog*	None	None	1 1 1	\$1FFE_\$1FFF
Software Interrupt (SWI)	User Code	None	None	Same Priority As Instruction	\$1FFC-\$1FFD
External Interrupt	ĪRQ Pin	None	l Bit	2	\$1FFA-\$1FFB
Timer Interrupts	ICF Bit OCF Bit TOF Bit	ICIE Bit OCIE Bit TOIE Bit	l Bit	3	\$1FF8-\$1FF9

<sup>\*</sup>The COP watchdog is a mask option.

**Freescale Semiconductor, Inc.** Figure 4-3 shows the sequence of events caused by an interrupt.




Figure 4-3. Interrupt Flowchart

# SECTION 5 RESETS

This section describes the three reset sources and how they initialize the MCU.

#### 5.1 Reset Sources

The following sources can generate resets:

- Power-on reset (POR) circuit
- RESET pin
- COP watchdog

A reset immediately stops the execution of the instruction in progress, initializes certain control bits, and loads the program counter with a user-defined reset vector address. Figure 5-1 is a block diagram of the reset sources.

#### 5.1.1 Power-On Reset

A positive transition on the  $V_{DD}$  pin generates a power-on reset. The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage.

A 4064  $t_{CYC}$  (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If the  $\overline{RESET}$  pin is at logic zero at the end of 4064  $t_{CYC}$ , the MCU remains in the reset condition until the signal on the  $\overline{RESET}$  pin goes to logic one.

#### 5.1.2 External Reset

A logic zero applied to the  $\overline{RESET}$  pin for one and one-half  $t_{\underline{CYC}}$  generates an external reset. A Schmitt trigger senses the logic level at the  $\overline{RESET}$  pin. (See Figure 5-1.)




Figure 5-1. Reset Sources

#### 5.1.3 Computer Operating Properly (COP) Watchdog Reset

A timeout of the COP watchdog generates a COP reset. The COP watchdog is part of a software error detection system and must be cleared periodically to start a new timeout period. To clear the COP watchdog and prevent a COP reset, write a logic zero to bit 0 (COPC) of the COP register at location \$1FF0. The COP register, shown in Figure 5-2, is a write-only register that returns the contents of a ROM location when read.

The COP watchdog function is a mask option.



\$1FF0




Figure 5-2. COP Register (COPR)

#### COPC — COP Clear

COPC is a write-only bit. Periodically writing a logic zero to COPC prevents the COP watchdog from resetting the MCU.

#### 5.2 Reset States

The following paragraphs describe how resets initialize the MCU.

#### 5.2.1 CPU

A reset has the following effects on the CPU:

- Loads the stack pointer with \$FF
- Sets the I bit in the condition code register, inhibiting interrupts
- Loads the program counter with the user-defined reset vector from locations \$1FFE and \$1FFF
- Clears the stop latch, enabling the CPU clock
- Clears the wait latch, waking the CPU from the wait mode

## 5.2.2 I/O Port Registers

A reset has the following effects on I/O port registers:

- Clears data direction registers A, B, C, and D so that all I/O port pins are inputs (PD7/TCAP remains an input-only pin.)
- Has no effect on port A, port B, port C, or port D data registers

## 5.2.3 Capture/Compare Timer

A reset has the following effects on the capture/compare timer:

- Loads the timer counter with \$FFFC
- Clears the timer control register, except for the IEDG bit, with the following results:

- Freescale Semiconductor, Inc.

   Clears the ICIE bit, inhibiting input capture interrupts
- Clears the OCIE bit, inhibiting output compare interrupts
- Clears the TOIE bit, inhibiting timer overflow interrupts
- Clears OLVL, the output compare bit
- Clears the TCMP pin
- Has no effect on the ICF, OCF, and TOF flags in the timer status register

## 5.2.4 Serial I/O Port (SIOP)

A reset clears the SIOP control and status registers and produces the following results:

- Clears the SPE bit, disabling the SIOP
- Clears the MSTR bit, configuring the disabled SIOP for slave mode operation
- Clears the SPIF and DCOL flags

## 5.2.5 COP Watchdog

A reset clears the COP watchdog timer.

## 5.2.6 Analog-to-Digital Converter (ADC)

A reset clears the ADC status and control register and produces the following results:

- Clears the ADON bit, disabling the ADC
- Clears the CCF flag
- Clears the ADRC bit, configuring the disabled ADC for operation at internal clock frequency
- Clears bits CH2-CH0, selecting channel 0 as the analog input

## SECTION 6 LOW POWER MODES

This section describes the four low-power modes:

- Stop mode
- Wait mode
- Halt mode (mask option)
- Data-retention mode

#### 6.1 Stop Mode

The STOP instruction puts the MCU in its lowest power-consumption mode and has the following effects on the MCU:

- Stops the internal oscillator, the CPU clock, and the internal clock, turning off the capture/compare timer, the COP watchdog, the SIOP, and the ADC
- Clears the I bit in the condition code register, enabling external interrupts
- Clears the ICF, OCF, and TOF interrupt flags in the timer status register, removing any pending timer interrupts
- Clears the ICIE, OCIE, and TOIE bits in the timer control register, disabling further timer interrupts

The STOP instruction does not affect any other registers or any I/O lines.

The following events bring the MCU out of stop mode:

- External interrupt A high-to-low transition on the IRQ pin loads the program counter with the contents of locations \$1FFA and \$1FFB.
- External reset A logic zero on the RESET pin resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF.

When the MCU exits stop mode, processing resumes after a stabilization delay of 4064 oscillator cycles.

If an external interrupt brings the MCU out of stop mode after an active edge occurred on the PD7/TCAP pin during stop mode, the ICF flag becomes set. An external interrupt also latches the value in the timer registers into the input capture registers.

If an external reset brings the MCU out of stop mode after an active edge occurred on the PD7/TCAP pin during stop mode, the ICF flag does not become set. An external reset has no effect on the input capture registers.

#### 6.2 Wait Mode

The WAIT instruction puts the MCU in an intermediate power-consumption mode and has the following effects on the MCU:

- Clears the I bit in the condition code register, enabling interrupts.
- Stops the CPU clock, but allows the internal oscillator and internal clock to continue to run.

The WAIT instruction does not affect any other registers or any I/O lines.

The following events restart the CPU clock and bring the MCU out of wait mode:

- External interrupt A high-to-low transition on the IRQ pin loads the program counter with the contents of locations \$1FFA and \$1FFB.
- Timer interrupt Input capture, output compare, and timer overflow interrupts load the program counter with the contents of locations \$1FF8 and \$1FF9.

- COP watchdog reset A timeout of the COP watchdog resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF. Software can enable timer interrupts so that the MCU can periodically exit wait mode to reset the COP watchdog.
- External reset A logic zero on the RESET pin resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF.

#### 6.3 Halt Mode

If the mask option to disable the STOP instruction is selected, a STOP instruction puts the MCU in halt mode. The halt mode is identical to the wait mode, except that a recovery delay of 1–4064 internal clock cycles occurs when the MCU exits the halt mode. If the mask option to disable the STOP instruction is selected, the COP watchdog cannot be inadvertently turned off by a STOP instruction.

Figure 6-1 shows the sequence of events in stop, wait, and halt modes.

#### 6.4 Data-Retention Mode

In data-retention mode, the MCU retains RAM contents and CPU register contents at  $V_{DD}$  voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low power-consumption state during which it retains data, but the CPU cannot execute instructions.

To put the MCU in data-retention mode:

- 1. Drive the  $\overline{\text{RESET}}$  pin to logic zero.
- 2. Lower the  $V_{DD}$  voltage. The  $\overline{RESET}$  pin must remain low continuously during data-retention mode.

To take the MCU out of data-retention mode:

- 1. Return V<sub>DD</sub> to normal operating voltage.
- 2. Return the RESET pin to logic one.




Figure 6-1. STOP/HALT/WAIT Flowchart

# SECTION 7 PARALLEL I/O

This section describes the four bidirectional I/O ports.

#### 7.1 I/O Port Function

Twenty bidirectional I/O pins and one input-only pin form four parallel I/O ports. The 20 bidirectional I/O pins are programmable as inputs or outputs through the four data direction registers.

#### NOTE

Connect any unused inputs and I/O pins to an appropriate logic level, either  $V_{DD}$  or  $V_{SS}$ . Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.

#### 7.2 Port A

Port A is an 8-bit general-purpose bidirectional I/O port.

## 7.2.1 Port A Data Register (PORTA)

The port A data register, shown in Figure 7-1, contains a data latch for each of the eight port A pins.

Bit 7	6	5	4	3	2	1	Bit 0	
PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	
UNAFFECTED BY RESET								

RESET:

Figure 7-1. Port A Data Register (PORTA)

#### PA7-PA0 - Port A Data Bits

These read/write bits are software-programmable. Data direction of each bit is under the control of the corresponding bit in data direction register A. Resets have no effect on port A data.

#### 7.2.2 Data Direction Register A (DDRA)

Data direction register A, shown in Figure 7-2, determines whether each port A pin is an input or an output. Writing a logic one to a DDRA bit enables the output buffer for the corresponding port A pin; a logic zero disables the output buffer.

#### **DDRA** — Data Direction Register A

\$0004




Figure 7-2. Data Direction Register A (DDRA)

#### DDRA7-DDRA0 — Port A Data Direction Bits

These read/write bits control port A data direction. A reset clears all DDRA bits, configuring all port A pins as inputs.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1.

Figure 7-3 shows the port A I/O logic.




Figure 7-3. Port A I/O Circuit

When a port A pin is programmed as an output, reading the port bit reads the value of the data latch and not the voltage on the pin. When a port A pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data register can always be written, regardless of the state of its DDRA bit. Table 7-1 summarizes the operations of the port A pins.

# Freescale Semiconductor, Inc. Table 7-1. Port A Pin Functions

DDRA Bit	PORTA Bit	I/O Pin Mode	Accesses to DDRA		esses ORTA
			Read/Write	Read	Write
0	X	Input, Hi-Z	DDRA7-0	Pin	NOTE 2
1	X	Output	DDRA7-0	PA7-0	PA7-0

#### NOTES:

- 1. X = don't care
- 2. Writing affects data register, but does not affect input
- 3. Hi-Z = high impedance

#### 7.3 Port B

Port B is a 3-bit general-purpose bidirectional I/O port that shares its pins with the serial I/O port (SIOP) subsystem. Port B is available for general-purpose I/O functions when the SIOP is disabled. While the SIOP is enabled and a SIOP data transfer is in progress, writing to the port B data register or to bits DDRB7-DDRB5 of data direction register B can corrupt the SIOP data. (See 9.2.1 SIOP Control Register (SCR).)

## 7.3.1 Port B Data Register (PORTB)

The port B data register, shown in Figure 7-4, contains a data latch for each of the three port B pins.

## **PORTB** — Port B Data Register

\$0001

Bit 7	6	5	4	3	2	1	Bit 0
PB7	PB6	PB5	0	0	0	0	0
LINAFFECTED BY DECET							

RESET:

UNAFFECTED BY RESET

ALTERNATE

FUNCTION:

SCK SDI

Figure 7-4. Port B Data Register (PORTB)

SDO

#### PB7-PB5 — Port B Data Bits

These read/write bits are software-programmable. Data direction of each bit is under the control of the corresponding bit in data direction register B. Resets have no effect on port B data.

#### Bits 4-0 - Not used

Bits 4–0 always read as logic zeros. Writes to these bits have no effect.

**MOTOROLA** PARALLEL I/O MC68HC05P6

#### 7.3.2 Data Direction Register B (DDRB)

Data direction register B determines whether each port B pin is an input or an output. (See Figure 7-5.) Writing a logic one to a DDRB bit enables the output buffer for the corresponding port B pin; a logic zero disables the output buffer.

**DDRC** — Data Direction Register B

\$0005

	Bit 7	6	5	4	3	2	1	Bit 0	
	DDRB7	DDRB6	DDRB5	0	0	0	0	0	
RESET:	0	0	0	0	0	0	0	0	

Figure 7-5. Data Direction Register B (DDRB)

DDRB7-DDRB5 - Port B Data Direction Bits

These read/write bits control port B data direction. A reset clears DDRB7-DDRB5, configuring pins PB7-PB5 as inputs.

- 1 = Corresponding port B pin configured as output
- 0 = Corresponding port B pin configured as input

Bits 4-0 - Not used

Bits 4–0 always read as logic zeros. Writes to these bits have no effect.

#### NOTE

Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1.

Figure 7-6 shows the port B I/O logic.




Figure 7-6. Port B I/O Circuit

When a port B pin is programmed as an output, reading the port bit actually reads the value of the data latch and not the voltage on the pin. When a port B pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data latch can always be written, regardless of the state of its DDRB bit. Table 7-2 summarizes the operation of the port B pins.

Table 7-2. Port B Pin Functions

DDRB Bit	PORTB Bit	I/O Pin Mode	Accesses to DDRB		sses ORTB
			Read/Write	Read	Write
0	X	Input, Hi-Z	DDRB7-5	Pin	NOTE 2
1	Х	Output	DDRB7-5	PB7–5	PB7-5

#### NOTES:

- 1. X = don't care
- 2. Writing affects data register, but does not affect input
- 3. Hi-Z = high impedance

#### 7.4 Port C

Port C is an 8-bit general-purpose bidirectional I/O port that shares five of its pins with the analog-to-digital converter (ADC) subsystem. The five shared pins are available for general-purpose I/O functions when the ADC is disabled. While the ADC is enabled, writing to bits PC7–PC5 of the port C data register or to bits DDRC7–DDRC5 of data direction register C can produce unpredictable ADC results. (See 10.2.1 ADC Status and Control Register (ADSCR).)

#### 7.4.1 Port C Data Register (PORTC)

The port C data register, shown in Figure 7-7, contains a data latch for each of the eight port C pins.




Figure 7-7. Port C Data Register (PORTC)

#### PC7-PC3 — Port C Data Bits

These read/write bits are software-programmable. Data direction of each bit is under the control of the corresponding bit in data direction register C. Resets have no effect on port C data.

#### 7.4.2 Data Direction Register C (DDRC)

Data direction register C determines whether each port C pin is an input or an output. (See Figure 7-8.) Writing a logic one to a DDRC bit enables the output buffer for the corresponding port C pin; a logic zero disables the output buffer.

**DDRC** — Data Direction Register C

\$0006

	Bit 7	6	5	4	3	2	1	Bit 0
	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
RESET:	0	0	0	0	0	0	0	0

Figure 7-8. Data Direction Register C (DDRC)

DDRC7-DDRC0 — Port C Data Direction Bits

These read/write bits control port C data direction. A reset clears all DDRC bits, configuring all port C pins as inputs.

- 1 = Corresponding port C pin configured as output
- 0 = Corresponding port C pin configured as input

#### NOTE

Avoid glitches on port C pins by writing to the port C data register before changing data direction register C bits from 0 to 1.

Figure 7-9 shows the port C I/O logic.




Figure 7-9. Port C I/O Circuit

When a port C pin is programmed as an output, reading the port bit actually reads the value of the data latch and not the voltage on the pin. When a port C pin is programmed as an input, reading the port bit reads the voltage level on the pin. The data register can always be written, regardless of the state of its DDRC bit. Table 7-3 summarizes the operation of the port C pins.

Table 7-3. Port C Pin Functions

DDRC Bit	PORTC Bit	I/O Pin Mode	Accesses to DDRC Read/Write		esses ORTC Write
0	X	Input, Hi-Z	DDRC7-0	Pin	NOTE 2
1	X	Output	DDRC7-0	PC7-0	PC7-0

#### NOTES:

- 1. X = don't care
- 2. Writing affects data register, but does not affect input
- 3. Hi-Z = high impedance

#### 7.5 Port D

Port D is a 2-bit general-purpose I/O port with one bidirectional pin, PD5, and one input-only pin, PD7/TCAP. Port D shares pin PD7/TCAP with the capture/compare timer. PD7/TCAP is always available for general-purpose I/O functions, and the state of the pin can be read from the port D data register at any time.

#### 7.5.1 Port D Data Register (PORTD)

The port D data register, shown in Figure 7-10, contains a data latch for each of the two port D pins.

#### **PORTD** — Port D Data Register

\$0003

Bit 7	6	5	4	3	2	1	Bit 0
PD7	0	PD5	0	0	0	0	0

RESET:

**UNAFFECTED BY RESET** 

ALTERNATE FUNCTION:

TCAP

Figure 7-10. Port D Data Register (PORTD)

#### PD7 — Port D Data Bit 7

This read/write bit is software-programmable. The PD7/TCAP pin can be a general-purpose input even when the timer is using it as the input capture pin. Resets have no effect on PD7.

#### PD5 — Port D Data Bit 5

This read/write bit is software-programmable. Data direction of PD5 is under the control of bit DDRD5 in data direction register D. Resets have no effect on PD5.

#### Bit 6 and bits 4-0 - Not used

Bit 6 and bits 4–0 always read as logic zeros. Writes to these bits have no effect.

#### 7.5.2 Data Direction Register D (DDRD)

Bit DDRD5 in data direction register D, shown in Figure 7-11, determines whether pin PD5 is an input or an output. Writing a logic one to bit DDRD5 enables the output buffer for pin PD5; a logic zero disables the output buffer.

**DDRD** — Data Direction Register D

\$0007

	Bit 7	6	5	4	3	2	1	Bit 0
	0	0	DDRD5	0	0	0	0	0
RESET:	0	0	0	0	0	0	0	0

Figure 7-11. Data Direction Register D (DDRD)

DDRD5 — PD5 Data Direction Bit

This read/write bit controls pin PD5 data direction. A reset clears DDRD5, configuring pin PD5 as an input.

- 1 = Pin PD5 configured as output
- 0 = Pin PD5 configured as input

Bits 7-6 and bits 4-0 — Not used

Bits 7-6 and 4-0 always read as logic zeros. Writes to these bits have no effect.

#### NOTE

Avoid glitches on PD5 by writing to PD5 before changing DDRD5 from 0 to 1.

Figure 7-12 shows the port D I/O logic.




Figure 7-12. Port D I/O Circuit

When pin PD5 is programmed as an output, reading the port bit actually reads the value of the data latch and not the voltage on the pin. When pin PD5 is programmed as an input, reading bit PD5 reads the voltage level on the pin. Bit PD5 can always be written, regardless of the state of bit DDRD5 in data direction register D. Table 7-4 summarizes the operation of the port D pins.

Table 7-4. Port D Pin Functions

DDRD Bit	PORTD Bit	I/O Pin Mode	Accesses to DDRD		sses ORTD
			Read/Write	Read	Write
0	Х	Input, hi-Z	DDRD5	Pin	NOTE 2
1	Х	Output	DDRD5	PD5	PD5

#### NOTES:

- 1. X = don't care.
- 2. Writing affects data register, but does not affect input.

# SECTION 8 CAPTURE/COMPARE TIMER

This section describes the operation of the 16-bit capture/compare timer. Figure 8-1 shows the organization of the capture/compare timer subsystem.




Figure 8-1. Timer Block Diagram

MOTOROLA

#### 8.1 Timer Operation

The core of the capture/compare timer is a 16-bit free-running counter. The counter is the timing reference for the input capture and output compare functions. The input capture and output compare functions provide a means to latch the times at which external events occur, to measure input waveforms, and to generate output waveforms and timing delays. Software can read the value in the 16-bit free-running counter at any time without affecting the counter sequence.

Because of the 16-bit timer architecture, the I/O registers for the input capture and output compare functions are pairs of 8-bit registers.

Because the counter is 16 bits long and preceded by a fixed divide-by-four prescaler, the counter rolls over every 262,144 internal clock cycles. Timer resolution with a 4 MHz crystal is 2 µs.

#### 8.1.1 Input Capture

The input capture function is a means to record the time at which an external event occurs. When the input capture circuitry detects an active edge on the PD7/TCAP pin, it latches the contents of the timer registers into the input capture registers. The polarity of the active edge is a mask option.

Latching values into the input capture registers at successive edges of the same polarity measures the period of the input signal on the PD7/TCAP pin. Latching the counter values at successive edges of opposite polarity measures the pulse width of the signal. Figure 8-2 shows the logic of the input capture function.

8-2




Figure 8-2. Input Capture Operation

## 8.1.2 Output Compare

The output compare function is a means of generating an output signal when the 16-bit counter reaches a selected value. Software writes the selected value into the output compare registers. On every fourth internal clock cycle the output compare circuitry compares the value of the counter to the value written in the output compare registers. When a match occurs, the timer transfers the programmable output level bit (OLVL) from the timer control register to the TCMP pin.

Software can use the output compare register to measure time periods, to generate timing delays, or to generate a pulse of specific duration or a pulse train of specific frequency and duty cycle on the TCMP pin. Figure 8-3 shows the logic of the output compare function.

#### Freescale Semiconductor, Inc. 15 **COUNTER HIGH BYTE** COUNTER LOW BYTE 16-BIT COMPARATOR CONTROL TCMP LOGIC 15 8 7 **OUTPUT COMPARE REGISTER HIGH OUTPUT COMPARE REGISTER LOW** \$0016 \$0017 TIMER INTERRUPT REQUEST OCIE OCF ᆼ TIMER CONTROL REGISTER TIMER STATUS REGISTER \$0012 \$0013

Figure 8-3. Output Compare Operation

## 8.2 Timer I/O Registers

The following registers control and monitor the operation of the timer:

- Timer control register (TCR)
- Timer status register (TSR)
- Timer registers (TRH and TRL)
- Alternate timer registers (ATRH and ATRL)
- Input capture registers (ICRH and ICRL)
- Output compare registers (OCRH and OCRL)

RESET:

# Freescale Semiconductor, Inc. 8.2.1 Timer Control Register (TCR)

The timer control register, shown in Figure 8-4, performs the following functions:

- Enables input capture interrupts
- Enables output compare interrupts
- Enables timer overflow interrupts
- Controls the active edge polarity of the TCAP signal
- Controls the active level of the TCMP output

#### TCR — Timer Control Register

\$0012

Bit 7 5 6 Bit 0 4 3 2 1 OCIE TOIE 0 **IEDG** ICIE 0 0 **OLVL** 0 U 0 0 0 0 0 0 U = UNAFFECTED

Figure 8-4. Timer Control Register (TCR)

ICIE — Input Capture Interrupt Enable

This read/write bit enables interrupts caused by active signal on the TCAP pin. Resets clear the ICIE bit.

- 1 = Input capture interrupts enabled
- 0 = Input capture interrupts disabled

OCIE — Output Compare Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the TCMP pin. Resets clear the OCIE bit.

- 1 = Output compare interrupts enabled
- 0 = Output compare interrupts disabled

TOIE — Timer Overflow Interrupt Enable

This read/write bit enables interrupts caused by a timer overflow. Resets clear the TOIE bit.

- 1 = Timer overflow interrupts enabled
- 0 = Timer overflow interrupts disabled

#### IEDG — Input Edge

The state of this read/write bit determines whether a positive or negative transition on the TCAP pin triggers a transfer of the contents of the timer register to the input capture register. Resets have no effect on the IEDG bit.

- 1 = Positive edge (low to high transition) triggers input capture
- 0 = Negative edge (high to low transition) triggers input capture

#### OLVL — Output Level

The state of this read/write bit determines whether a logic one or a logic zero appears on the TCMP pin when a successful output compare occurs. Resets clear the OLVL bit.

- 1 = TCMP goes high on output compare
- 0 = TCMP goes low on output compare

#### 8.2.2 Timer Status Register (TSR)

The timer status register, shown in Figure 8-5, contains flags for the following events:

- An active signal on the TCAP pin, transferring the contents of the timer registers to the input capture registers
- A match between the 16-bit counter and the output compare registers, transferring the OLVL bit to the TCMP pin
- A timer rollover from \$FFFF to \$0000

#### TSR — Timer Status Register

\$0012




Figure 8-5. Timer Status Register (TSR)

## ICF — Input Capture Flag

The ICF bit is automatically set when an edge of the selected polarity occurs on the TCAP pin. Clear the ICF bit by reading the timer status register with ICF set, and then reading the low byte (\$0015) of the input capture registers. Resets have no effect on ICF.

MOTOROLA 8-6

#### OCF — Output Compare Flag

The OCF bit is automatically set when the value of the timer registers matches the contents of the output compare registers. Clear the OCF bit by reading the timer status register with OCF set, and then accessing the low byte (\$0017) of the output compare registers. Resets have no effect on OCF.

#### TOF — Timer Overflow Flag

The TOF bit is automatically set when the 16-bit counter rolls over from \$FFFF to \$0000. Clear the TOF bit by reading the timer status register with TOF set, and then accessing the low byte (\$0019) of the timer registers. Resets have no effect on TOF.

#### 8.2.3 Timer Registers (TRH and TRL)

The timer registers, shown in Figure 8-6, contain the current high and low bytes of the 16-bit counter. Reading TRH before reading TRL causes TRL to be latched until TRL is read. Reading TRL after reading the timer status register clears the timer overflow flag (TOF). Writing to the timer registers has no effect.

#### **TRH and TRL** — Timer Register High/Low

\$0018 and \$0019

\$0018	Bit 15
\$0019	Bit 7

Bit 15	14	13	12	11	10	9	Bit 8
Bit 7	6	5	4	3	2	1	Bit 0

Reset initializes the timer registers to \$FFFC.

Figure 8-6. Timer Registers (TRH and TRL)

Reading TRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer, as shown in Figure 8-7. The buffer value remains fixed even if the high byte is read more than once. Reading TRL reads the transparent low byte buffer and completes the read sequence of the timer registers.




Figure 8-7. Timer Register Reads

#### NOTE

To prevent interrupts from occurring between readings of TRH and TRL, set the interrupt flag in the condition code register before reading TRH, and clear the flag after reading TRL.

#### 8.2.4 Alternate Timer Registers (ATRH and ATRL)

The alternate timer registers, shown in Figure 8-8, contain the current high and low bytes of the 16-bit counter. Reading ATRH before reading ATRL causes ATRL to be latched until ATRL is read. Reading does not affect the timer overflow flag (TOF). Writing to the alternate timer registers has no effect.

#### **ATRH and ATRL** — Alternate Timer Register High/Low

\$001A and \$001B

9	8001A	
9	001R	

Bit 15	14	13	12	11	10	9	Bit 8
Bit 7	6	5	4	3	2	1	Bit 0

Reset initializes the alternate timer registers to \$FFFC.

Figure 8-8. Alternate Timer Registers (ATRH and ATRL)

Reading ATRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer, as shown in Figure 8-9. The buffer value remains fixed even if the high byte is read more than once. Reading ATRL reads the transparent low byte buffer and completes the read sequence of the alternate timer registers.

# Freescale Semiconductor, Inc. INTERNAL DATA BUS TO DESCRIPTION OF LOW BYTE BUFFER SOO1A ALTERNATE TIMER REGISTER HIGH ALTERNATE TIMER REGISTER LOW \$001B READ ATRH

Figure 8-9. Alternate Timer Register Reads

#### NOTE

To prevent interrupts from occurring between readings of ATRH and ATRL, set the interrupt flag in the condition code register before reading ATRH, and clear the flag after reading ATRL.

#### 8.2.5 Input Capture Registers (ICRH and ICRL)

When a selected edge occurs on the TCAP pin, the current high and low bytes of the 16-bit counter are latched into the input capture registers. Reading ICRH before reading ICRL inhibits further captures until ICRL is read. Reading ICRL after reading the timer status register clears the input capture flag (ICF). Writing to the input capture registers has no effect.

#### ICRH and ICRL — Input Capture Register High/Low

\$0014 and \$0015

\$001	4	
\$001	5	

Bit 15	14	13	12	11	10	9	Bit 8
Bit 7	6	5	4	3	2	1	Bit 0

Reset does not affect the input capture registers.

Figure 8-10. Input Capture Registers (ICRH and ICRL)

To prevent interrupts from occurring between readings of ICRH and ICRL, set the interrupt flag in the condition code register before reading ICRH, and clear the flag after reading ICRL.

## 8.2.6 Output Compare Registers (OCRH and OCRL)

When the value of the 16-bit counter matches the value in the output compare registers, the planned TCMP pin action takes place. Writing to OCRH before writing to OCRL inhibits timer compares until OCRL is written. Reading or writing to OCRL after reading the timer status register clears the output compare flag (OCF).

#### OCRH and OCRL — Output Compare Register High/Low

\$0016 and \$0017

\$0016	
\$0017	

Bit 15	14	13	12	11	10	9	Bit 8
Bit 7	6	5	4	3	2	1	Bit 0

Reset does not affect the output compare registers.

Figure 8-11. Output Compare Registers (OCRH and OCRL)

To prevent OCF from being set between the time it is read and the time the output compare registers are updated, use the following procedure:

- 1. Disable interrupts by setting the I bit in the condition code register.
- 2. Write to OCRH. Compares are now inhibited until OCRL is written.
- 3. Clear bit OCF by reading the timer status register (TSR).
- 4. Enable the output compare function by writing to OCRL.
- 5. Enable interrupts by clearing the I bit in the condition code register.

## SECTION 9 SERIAL I/O PORT (SIOP)

This section describes the operation of the serial I/O port (SIOP). Figure 9-1 shows the structure of the SIOP subsystem.




Figure 9-1. SIOP Block Diagram

#### 9.1 SIOP Operation

The SIOP enables high-speed synchronous serial data transmission between the MCU and peripheral devices. Shift registers used with the SIOP can increase the number of parallel I/O pins controlled by the MCU. More powerful peripherals such as analog-to-digital converters and real-time clocks are also compatible with the SIOP. A mask option determines whether the SIOP transmits data MSB-first or LSB-first.

#### 9.1.1 SIOP Pin Functions

The SIOP uses the three port B I/O pins. Setting the SPE bit in the SIOP control register enables the SIOP. When the SPE bit is set, the PB7/SCK, PB6/SDI, and PB5/SDO pins are dedicated to SIOP functions. When the SPE bit is clear, the PB7/SCK, PB6/SDI, and PB5/SDO pins are bidirectional port B I/O pins.

Setting the MSTR bit in the SIOP control register configures the SIOP for master mode. In master mode, the PB7/SCK pin is the serial clock output. PB6/SDI is the serial data input pin, and PB5/SDO is the serial data output pin. The master MCU initiates and controls the transmission of data to and from one or more slave peripheral devices. In master mode, a transmission is initiated by writing to the SIOP data register. Data written to the SIOP data register is parallel-loaded and shifted out serially to the slave device(s).

9.1.2 Serial Clock

## Freescale Semiconductor, Inc.

The PB7/SCK pin synchronizes the movement of data into and out of the MCU through the PB6/SDI and PB5/SDO pins. In master mode, the PB7/SCK pin is an output. The transmission rate for master mode is a mask option.

In slave mode, the PB7/SCK pin is an input. The maximum serial clock rate for slave mode is the maximum internal clock rate divided by four. There is no minimum serial clock frequency for slave mode.

Figure 9-2 shows the timing relationships between the serial clock, data input, and data output. The state of the serial clock between transmissions is a logic one. The first falling edge on the PB7/SCK pin signals the beginning of a transmission, and data appears at the PB5/SDO pin. Data is captured at the PB6/SDI pin on the rising edge of the serial clock, and the transmission ends on the eighth rising edge of the serial clock.





Figure 9-2. SIOP Data/Clock Timing

Valid SDI data must be present for an SDI setup time before the rising edge of the serial clock and must remain valid for an SDI hold time after the rising edge of the serial clock. (See 13.9 SIOP Timing ( $V_{DD} = 5.0 \text{ Vdc}$ ) and 13.10 SIOP Timing ( $V_{DD} = 3.3 \text{ Vdc}$ ).)

Between transmissions, the state of the PB5/SDO pin reflects the value of the last bit received on the previous transmission. On the first falling edge on the PB7/SCK pin, the first data bit to be shifted out appears at the PB5/SDO pin.

#### 9.1.3 Data Movement

Connecting the SIOP data register of a master MCU with the SIOP of a slave MCU forms a 16-bit circular shift register. During a SIOP transmission, the master shifts out the contents of its SIOP data register on its PB5/SDO pin. At the same time, the slave MCU shifts out the contents of its SIOP data register on its SDO pin. Figure 9-3 shows how the master and slave exchange the contents of their data registers.



NOTE: Both MCUs shown are programmed for MSB-first data format.

Figure 9-3. Master/Slave SIOP Shift Register Operation

## 9.2 SIOP I/O Registers

The following registers control and monitor SIOP operation:

- SIOP control register (SCR)
- SIOP status register (SSR)
- SIOP data register (SDR)

## 9.2.1 SIOP Control Register (SCR)

The read/write SIOP control register, shown in Figure 9-4, contains two bits. One bit enables the SIOP, and the other configures the SIOP for master mode or for slave mode.

9-4

	Bit 7	6	5	4	3	2	1	Bit 0
	0	SPE	0	MSTR	0	0	0	0
RESET:	0	0	0	0	0	0	0	0

Figure 9-4. SIOP Control Register (SCR)

#### SPE - SIOP Enable

This read/write bit enables the SIOP. Clearing the SPE bit during a transmission aborts the transmission and returns port B to its normal I/O function. After clearing the SPE bit, be sure to initialize the port B data direction register for the intended port B I/O use. Resets clear SPE.

1 = SIOP enabled

0 = SIOP disabled

#### MSTR — Master Mode Select

This read/write bit configures the SIOP for master mode. Setting MSTR initializes the PB7/SCK pin as the serial clock output. Clearing MSTR initializes the PB7/SCK pin as the serial clock input. Resets clear MSTR.

1 = Master mode selected

0 = Slave mode selected

#### 9.2.2 SIOP Status Register (SSR)

The read/write SIOP status register, shown in Figure 9-5, contains two bits. One bit indicates that a SIOP transmission is complete, and the other indicates that an access of the SIOP status register occurred while a transmission was in progress.

## **SSR** — SIOP Status Register

\$000B




Figure 9-5. SIOP Status Register (SCR)

MC68HC05P6

SERIAL I/O PORT (SIOP)

**MOTOROLA** 

## SPIF — SIOP Interrupt Flag

This clearable, read-only bit is set automatically at the end of a transmission. Clear the SPIF bit by reading the SIOP status register with SPIF set, and then reading or writing the SIOP data register. Resets clear the SPIF bit.

- 1 = Serial transmission complete
- 0 = Serial transmission not complete

#### DCOL — Data Collision

This clearable, read-only bit is set if the SIOP data register is read or written during a transmission. Clear the DCOL bit by reading the SIOP status register with the SPIF bit set, and then reading or writing the SIOP data register. Resets clear the DCOL bit.

- 1 = Invalid access of SIOP status register
- 0 = No invalid access of SIOP status register

#### 9.2.3 SIOP Data Register (SDR)

The SIOP data register, shown in Figure 9-6, is both the transmit data register and the receive data register. To read or write the SIOP data register, the SPE bit in the SIOP control register must be set.

## SDR — SIOP Data Register

\$000C




Figure 9-6. SIOP Data Register (SDR)

With the SIOP configured as master, writing to the SIOP data register initiates a serial transmission. This register is not buffered. Writing to the SIOP data register overwrites the previous contents. Reading or writing to the SIOP data register while a transmission is in progress can cause invalid data to be transmitted or received.

## SECTION 10 ANALOG-TO-DIGITAL CONVERTER (ADC)

This section describes the four-channel, 8-bit, successive approximation ADC.

## 10.1 ADC Operation

Figure 10-1 shows the structure of the ADC.




Figure 10-1. ADC Block Diagram

Freescale Semiconductor, Inc.
A multiplexer selects one of four external analog signals for sampling. The CH2-CH0 bits in the ADC status and control register (ADSCR) control input selection.

A comparator makes successive comparisons of the selected analog input and the output of a precision digital-to-analog converter (DAC). Control logic changes the input to the DAC one bit at a time, starting with the MSB, until the DAC output matches the selected analog input. The conversion is monotonic and has no missing codes. At the end of 32 internal clock cycles, the conversion complete (CC) flag becomes set, and the digital conversion is readable in the ADC data register (ADDR).

For ratiometric conversion, the supply voltage of the analog source should be the same as V<sub>RH</sub> and be referenced to V<sub>SS</sub>. An analog input voltage equal to V<sub>RH</sub> converts to digital \$FF; an input voltage greater than V<sub>RH</sub> converts to \$FF with no overflow. An analog input voltage equal to V<sub>SS</sub> converts to digital \$00.

#### 10.1.1 Pin Functions

Port C shares five of its pins with the ADC. The following paragraphs describe the ADC pin functions.

#### 10.1.1.1 PC7/VRH

The PC7/V<sub>RH</sub> pin supplies the high reference voltage for the ratiometric conversion process. The low reference is connected internally to V<sub>SS</sub>.

## 10.1.1.2 PC6/AN0, PC5/AN1, PC4/AN2, and PC3/AN3

PC6/AN0, PC5/AN1, PC4/AN2, and PC3/AN3 are the analog inputs to the ADC.

#### 10.1.2 Conversion Accuracy

Conversion accuracy of  $\pm 1.5$  LSB is guaranteed when  $V_{BH} = V_{DD}$ .

#### 10.1.3 Conversion Time

Each input conversion takes 32 internal clock cycles. The internal clock frequency must be equal to or greater than 1 MHz.

10-2

# 10.1.4 Internal RC Oscillator Freescale Semiconductor, Inc.

If the internal clock frequency is less than 1 MHz, the internal RC oscillator must be used for the ADC clock instead of the internal clock. The nominal frequency of the RC oscillator is 1.5 MHz. Select the internal RC oscillator by setting the ADRC bit in the ADSCR.

Since the RC oscillator is not synchronous with the internal clock, software must rely on the CC bit to determine when each conversion process is complete.

Using the RC oscillator may slightly degrade ADC accuracy. The ADC reads voltages only during the periods when the clock driving it is not changing. But since the RC oscillator and the internal clock are not synchronous, the ADC occasionally reads voltages during internal clock transitions.

When the internal clock frequency is 1 MHz or greater, the RC oscillator must be turned off.

#### 10.2 ADC I/O Registers

The following registers control and monitor operation of the ADC:

- ADC status and control register (ADSCR)
- ADC data register (ADDR)

## 10.2.1 ADC Status and Control Register (ADSCR)

The ADC status and control register, shown in Figure 10-2, contains a conversion complete flag and performs the following control functions:

- Turns on the ADC
- Turns on the internal RC oscillator
- Selects the analog inputs

Writing to ADSCR clears the conversion complete flag and starts a new conversion sequence.

	Bit 7	6	5	4	3	2	1	Bit 0	_
	$\propto$	ADRC	ADON	0	0	CH2	CH1	СНО	
RESET:	0	0	0	0	0	0	0	0	

Figure 10-2. ADC Status and Control Register (ADSCR)

#### CC — Conversion Complete

This read-only bit is automatically set at the end of each conversion process. When CC is set, the result of the conversion is readable in the ADDR. Clear the CC bit by writing to the CH2-CH0 bits or by clearing the ADON bit or by reading the ADDR. Resets clear CC.

- 1 = Conversion complete
- 0 = Conversion not complete

#### ADRC — ADC RC (Oscillator)

This read/write bit turns on the internal RC oscillator to drive the ADC. If the internal clock frequency (fOP) is less than 1 MHz, ADRC must be set. When the RC oscillator is turned on, it requires a time, tADRC, to stabilize, and results can be inaccurate during this time. Resets clear ADRC.

- 1 = Internal RC oscillator drives ADC
- 0 = Internal clock drives ADC

#### ADON — ADC On

This read/write bit turns on the ADC. When the ADC is on, it requires a time, tADON, for the current sources to stabilize. During this time, results can be inaccurate. Resets clear ADON.

- 1 = ADC turned on
- 0 = ADC turned off

#### Bits 4-2 — Not used

Bits 4-2 always read as logic zeros.

# CH2-CH0 — Channel 2-Channel 0

These read/write bits select one of eight ADC input channels as shown in Table 10-1. Channels 0–3 are the port C input pins, PC3/AN3, PC4/AN2, PC5/AN1, and PC6/AN0. Channels 4–6 can be used for reference measurements. Channel 7 is reserved for factory testing.

Table 10-1. ADC Input Channel Selection

CH[2:1:0]	Channel	Signal
000	0	AN0 Port C Bit 6
001	1	AN1 Port C Bit 5
010	2	AN2 Port C Bit 4
011	3	AN3 Port C Bit 3
100	4	V <sub>RH</sub> Port C Bit 7
101	5	(V <sub>RH</sub> + V <sub>SS</sub> ) ÷ 2
110	6	Vss
111	7	Reserved

To prevent excess power dissipation, do not use a port C pin as an analog input and a digital input at the same time.

Using one of the port C pins as the ADC input does not affect the ability to use the remaining port C pins as digital inputs.

Reading a port C pin that is selected as an analog input returns a logic zero.

# Freescale Semiconductor, Inc. 10.2.2 ADC Data Register (ADDR)

The ADC data register is a read-only register that contains the result of the most recent analog-to-digital conversion.




Figure 10-3. ADC Data Register (ADDR)

## SECTION 11 SELF-CHECK ROM

This section describes how to use the self-check ROM to test MCU operation.

#### 11.1 Self-Check Tests

To check for proper MCU operation, the self-check ROM performs the following tests:

- I/O test A functional exercise of ports A, B, and C
- RAM test A counter test for each page zero RAM byte
- Capture/compare timer test A test of the counter register and the output compare function
- ROM test An exclusive OR odd parity check
- ADC test A test of reference voltage levels
- Interrupt test A test of internal interrupts and the RTI instruction

Figure 11-1 shows the circuit required to execute the self-check tests.

#### 11.2 Self-Check Results

Table 11-1 shows the LED codes that indicate self-check test results.

Table 11-1. Self-Check Circuit LED Codes

PC3	PC2	PC1	PC0	Problem
ON	OFF	OFF	ON	I/O Failure
ON	OFF	OFF	OFF	RAM Failure
OFF	ON	ON	ON	Timer Failure
OFF	ON	ON	OFF	ROM Failure
OFF	ON	OFF	ON	ADC Failure
OFF	ON	OFF	OFF	Interrupt Failure
Flashing				No Failures
	All Other	Patterns	3	Device Failure

## Freescale Semiconductor, Inc. 11.3 Self-Check Circuit

Figure 11-1 shows the self-check circuit.




Figure 11-1. Self-Check Circuit

Perform the following steps to activate the self-check tests:

- 1. Apply  $V_{TST}$  to the  $\overline{IRQ}$  pin.
- 2. Apply a logic zero to the  $\overline{\text{RESET}}$  pin.
- 3. Apply a logic one to the PD1 pin.
- 4. Apply a logic one to the PB2 pin.
- 5. Apply a logic one to the  $\overline{\mathsf{RESET}}$  pin.

The self-check tests begin on the rising edge of the RESET pin.

# SECTION 12 INSTRUCTION SET

This section describes the addressing modes and the types of instructions.

## 12.1 Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. These addressing modes define the manner in which the CPU finds the data required to execute an instruction. The eight addressing modes are as follows:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

#### 12.1.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no memory address and are one byte long. Table 12-1 lists the instructions that use inherent addressing.

Table 12-1. Inherent Addressing Instructions

Instruction	Mnemonic
Arithmetic Shift Left	ASLA, ASLX
Arithmetic Shift Right	ASRA, ASRX
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
Clear	CLRA, CLRX
Complement	COMA, COMX
Decrement	DECA, DECX
Increment	INCA, INCX
Logical Shift Left	LSLA, LSLX
Logical Shift Right	LSRA, LSRX
Multiply Index Register by Accumulator (Unsigned)	MUL
Negate	NEGA, NEGX
No Operation	NOP
Rotate Left through Carry	ROLA, ROLX
Rotate Right through Carry	RORA, RORX
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Enable IRQ and Stop Oscillator	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Test for Negative or Zero	TSTA, TSTX
Transfer Index Register to Accumulator	TXA
Enable Interrupts and Halt CPU	WAIT

#### 12.1.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no memory address and are two bytes long. The opcode is the first byte and the immediate data value is the second byte. Table 12-2 lists the instructions that use immediate addressing.

Table 12-2. Immediate Addressing Instructions

Instruction	Mnemonic
Add Memory and Carry to Accumulator	ADC
Add Memory to Accumulator	ADD
Logical AND Memory with Accumulator	AND
Bit Test Memory with Accumulator (Logical Compare)	BIT
Arithmetic Compare Accumulator with Memory	CMP
Arithmetic Compare Index Register with Memory	CPX
Exclusive OR Memory with Accumulator	EOR
Load Accumulator from Memory	LDA
Load Index Register from Memory	LDX
Logical Inclusive OR Memory with Accumulator	ORA
Subtract Memory and Carry from Accumulator	SBC
Subtract Memory from Accumulator	SUB

12-4

## Freescale Semiconductor, Inc.

#### **12.1.3 Direct**

Direct instructions can access any of the first 256 memory addresses with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address. BRSET and BRCLR are three-byte instructions that use direct addressing to access the operand and relative addressing to specify a branch destination. Table 12-3 lists the instructions that use direct addressing.

Table 12-3. Direct Addressing Instructions

Instruction	Mnemonic
Add Memory and Carry to Accumulator	ADC
Add Memory to Accumulator	ADD
Logical AND Memory with Accumulator	AND
Arithmetic Shift Left	ASL
Arithmetic Shift Right	ASR
Clear Bit	BCLR
Bit Test Memory with Accumulator (Logical Compare)	BIT
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Set Bit	BSET
Clear	CLR
Arithmetic Compare Accumulator with Memory	CMP
Complement	COM
Arithmetic Compare Index Register with Memory	CPX
Decrement	DEC
Exclusive OR Memory with Accumulator	EOR
Increment	INC
Jump	JMP
Jump to Subroutine	JSR
Load Accumulator from Memory	LDA
Load Index Register from Memory	LDX
Logical Shift Left	LSL
Logical Shift Right	LSR
Negate	NEG
Logical Inclusive OR Memory with Accumulator	ORA
Rotate Left through Carry	ROL
Rotate Right through Carry	ROR
Subtract Memory and Carry from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory from Accumulator	SUB
Test for Negative or Zero	TST

#### 12.1.4 Extended

Extended instructions use only three bytes to access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction. Table 12-4 lists the instructions that use extended addressing.

Table 12-4. Extended Addressing Instructions

Instruction	Mnemonic
Add Memory and Carry to Accumulator	ADC
Add Memory to Accumulator	ADD
Logical AND Memory with Accumulator	AND
Bit Test Memory with Accumulator (Logical Compare)	BIT
Arithmetic Compare Accumulator with Memory	CMP
Arithmetic Compare Index Register with Memory	CPX
Exclusive OR Memory with Accumulator	EOR
Jump	JMP
Jump to Subroutine	JSR
Load Accumulator from Memory	LDA
Load Index Register from Memory	LDX
Logical Inclusive OR Memory with Accumulator	ORA
Subtract Memory and Carry from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory from Accumulator	SUB

#### 12.1.5 Indexed, No Offset

Indexed instructions with no offset are one-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the conditional address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location. Table 12-5 lists the instructions that use indexed, no offset addressing.

#### 12.1.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are two-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the conditional address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed, 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value would typically be in the index register, and the address of the beginning of the table would be in the byte following the opcode. Table 12-5 lists the instructions that use indexed, 8-bit offset addressing.

#### 12.1.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are three-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the conditional address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset. These instructions can address any location in memory.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing. Table 12-5 lists the instructions that use indexed, 16-bit offset addressing.

## Table 12-5. Indexed Addressing Instructions

Instruction	Mnemonic	No Offset	8-Bit Offset	16-Bit Offset
Add Memory and Carry to Accumulator	ADC	4	<b>V</b>	1
Add Memory to Accumulator	ADD	1	<b>√</b>	1
Logical AND Memory with Accumulator	AND	1	1	1
Arithmetic Shift Left	ASL	√	<b>V</b>	
Arithmetic Shift Right	ASR	√	<b>V</b>	
Bit Test Memory with Accumulator (Logical Compare)	BIT	√	1	√
Clear	CLR	1	1	
Arithmetic Compare Accumulator with Memory	CMP	√	1	1
Complement	COM	1	1	
Arithmetic Compare Index Register with Memory	CPX	<b>V</b>	1	√
Decrement	DEC	<b>V</b>	1	
Exclusive OR Memory with Accumulator	EOR	<b>√</b>	<b>√</b>	√
Increment	INC	1	<b>√</b>	
Jump	JMP	√	1	√
Jump to Subroutine	JSR	1	√	1
Load Accumulator from Memory	LDA	√	1	√
Load Index Register from Memory	LDX	7	√	√
Logical Shift Left	LSL	<b>√</b>	1	
Logical Shift Right	LSR	1	<b>√</b>	
Negate	NEG	4	1	
Logical Inclusive OR Memory with Accumulator	ORA	<b>V</b>	<b>√</b>	√
Rotate Left through Carry	ROL	4	1	
Rotate Right through Carry	ROR	<b>V</b>	<b>V</b>	
Subtract Memory and Carry from Accumulator	SBC	4	√	√
Store Accumulator in Memory	STA	<b>V</b>	√	1
Store Index Register in Memory	STX	<b>V</b>	√	1
Subtract Memory from Accumulator	SUB	4	<b>V</b>	7
Test for Negative or Zero	TST	7	1	

#### 12.1.8 Relative

Relative addressing is only for branch instructions and bit test and branch instructions. If the branch condition is true, the CPU finds the conditional branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of -128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch. Table 12-6 lists the instructions that use relative addressing.

Table 12-6. Relative Addressing Instructions

Instruction	Mnemonic
Branch if Carry Clear	BCC
Branch if Carry Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Clear	BHCC
Branch if Half-Carry Set	BHCS
Branch if Higher	ВНІ
Branch if Higher or Same	BHS
Branch if Interrupt Line High	BIH
Branch if Interrupt Line Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS
Branch if Interrupt Mask Clear	BMC
Branch if Minus	ВМІ
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Branch Never	BRN
Branch to Subroutine	BSR

## 12.2 Instruction Types

The MCU instructions fall into the following five categories:

- Register/memory
- Read-modify-write
- Jump/branch
- Bit manipulation
- Control

## 12.2.1 Register/Memory Instructions

Most of these instructions use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory. Register/memory instructions use all the addressing modes except relative.

Table 12-7 lists the register/memory instructions.

Table 12-7. Register/Memory Instructions

Instruction	Mnemonic
Load Accumulator from Memory	LDA
Load Index Register from Memory	LDX
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Add Memory to Accumulator	ADD
Add Memory and Carry to Accumulator	ADC
Subtract Memory from Accumulator	SUB
Subtract Memory and Carry from Accumulator	SBC
Logical AND Memory with Accumulator	AND
Logical Inclusive OR Memory with Accumulator	ORA
Logical Exclusive OR Memory with Accumulator	EOR
Arithmetic Compare Accumulator with Memory	CMP
Arithmetic Compare Index Register with Memory	CPX
Bit Test Memory with Accumulator (Logical Compare)	BIT
Multiply Index Register by Accumulator (Unsigned)	MUL

#### 12.2.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence because it does not write a replacement value. Read-modify-write instructions use the following addressing modes:

- Inherent
- Direct
- Indexed, no offset
- Indexed, 8-bit offset

Table 12-8 lists the read-modify-write instructions.

Table 12-8. Read-Modify-Write Instructions

Instruction	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (Two's Complement)	NEG
Rotate Left through Carry	ROL
Rotate Right through Carry	ROR
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

## 12.2.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump (JMP) and jump to subroutine (JSR) instructions have no register operand. Jump instructions use the following addressing modes:

- Direct
- Extended
- Indexed, no offset

- Indexed, 8-bit offset
- Indexed, 16-bit offset

Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed. All branch instructions use relative addressing.

Bit test and branch instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These three-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the conditional branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from -128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register. Table 12-9 lists the jump and branch instructions.

Table 12-9. Jump and Branch Instructions

Instruction	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Branch if Higher	BHI
Branch if Lower or Same	BLS
Branch if Carry Clear	BCC
Branch if Higher or Same	BHS
Branch if Carry Set (Same as BLO)	BCS
Branch if Lower (Same as BCS)	BLO
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	BHCC
Branch if Half-Carry Bit Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Clear	ВМС
Branch if Interrupt Mask Set	BMS
Branch if Interrupt Line Low	BIL
Branch if Interrupt Line High	BIH
Branch to Subroutine	BSR
Jump .	JMP
Jump to Subroutine	JSR

### 12.2.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory. Port registers, port data direction registers, timer registers, and on-chip RAM locations are in the first 256 bytes of memory. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations. Bit manipulation instructions use direct addressing. Table 12-10 lists these instructions.

Table 12-10. Bit Manipulation Instructions

Instruction	Mnemonic
Set Bit	BSET
Clear Bit	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET

#### 12.2.5 Control Instructions

These register reference instructions control CPU operation during program execution. Control instructions, listed in Table 12-11, use inherent addressing.

Table 12-11. Control Instructions

Instruction	Mnemonic
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask	SEI
Clear Interrupt Mask	CLI
Software Interrupt	SWI
Return from Subroutine	RTI
Reset Stack Pointer	RSP
No Operation	NOP
Stop	STOP
Wait	WAIT

# 12.3 Instruction Set Summary Ereescale Semiconductor, Inc.

Table 12-12 shows all MC68HC05P6 instructions in all possible addressing modes. The table shows the operand construction and the execution time in internal clock cycles (t<sub>CYC</sub>) of each instruction. One internal clock cycle equals two oscillator input cycles. The following legend summarizes the symbols and abbreviations used in Table 12-12.

#### **Abbreviations and Symbols**

Α	Accumulator	PCH	Program counter high byte
С	Carry/borrow flag	PCL	Program counter low byte
CCR	Condition code register	REL	Relative addressing
dd	Address of operand in direct addressing	rel	Offset byte for relative addressing
dd rr	Address (dd) of operand and offset (rr) of branch instruction for bit test instructions	rr	Offset byte of branch instruction
DIR	Direct addressing	SP	Stack pointer
ee ff	High (ee) and low (ff) bytes of offset in indexed, 16-bit offset addressing	X	Index register
EXT	Extended addressing	Z	Zero flag
ff	Offset byte in indexed, 8-bit offset addressing	•	AND
Н	Half-carry flag	-	Not affected
hh II	High (hh) and low (II) bytes of operand address in extended addressing	?	If
I	Interrupt mask		NOT
ii	Operand byte for immediate addressing	()	Contents of
IMM	Immediate addressing	←	Is loaded with
INH	Inherent addressing	:	Concatenated with
IX	Indexed, no offset addressing	×	Multiplication
IX1	Indexed, 8-bit offset addressing	<del>-(</del> )	Negation (two's complement)
IX2	Indexed, 16-bit offset addressing	+	Inclusive OR
М	Any memory location (1 byte)	<b>\$</b>	Set if true; clear if not true
N	Negative flag	<b>⊕</b>	Exclusive OR
n	Any bit (7,6,5 0)	+	Addition
opr	Operand byte	_	Subtraction
PC	Program counter		

# Table 12-12. Instruction Set (Sheet 1 of 4) Freescale Semiconductor, Inc.

	γ	ricescale s			,	<u> </u>					
Source Form(s)	Operation	Description	Addressing Mode for		Coding	Cycles			nditi Code		
			Operand	Opcode	Operand		H		N	Z	C
ADC opr	Add with carry	$A \leftarrow (A) + (M) + C$	IMM	A9	ii	2	1	-	1	<b>\$</b>	\$
			DIR	B9	dd	3					ľ
<u> </u>			EXT	C9	hh II	4					l
			IX2	D9	ee ff	5					1
1			IX1	E9	ff	4					ĺ
			ix	F9		3					ł
ADD opr	Add without carry	$A \leftarrow (A) + (M)$	IMM	AB	ii	2	<b>\$</b>	-	1	\$	1
	,		DIR	BB	dd	3	ľ			*	ľ
<u> </u>			EXT	СВ	hh II	4					l
ĺ			IX2	DB	ee ff	5					l
ĺ			IX1	EB	ff	4					1
			ıx	FB		3					
AND opr	Logical AND	A ← (A) • (M)	IMM	A4	ii	2	-	<del>                                     </del>	\$	<b>\$</b>	-
AIND OPI	Logical / 1112	(1)	DIR	B4	dd	3			*	*	
			EXT	C4	hh II	4					
			IX2	D4	ee ff	5					•
			IX1	E4	ff	4					l
			lix	F4	''	3					
ACL SEE	A rish mastic shift laft (Comes as		DIR	38	dd	5	-	$\vdash$	$\vdash$		<del>  _</del>
ASL opr ASLA	Arithmetic shift left (Same as LSL)		INH		aa	3	-	-	\$	\$	\$
1	,	©+ <u> </u>		48							
ASLX		b7 b0	INH	58		3			1		l
ASL opr			IX1 IX	68	ff	6					
ASL opr				78	ļ <u></u>	5		<b>  </b>			Ļ
ASR opr	Arithmetic shift right		DIR	37	dd	5	-	-	1	\$	\$
ASRA	ļ	G,	INH	47	Į į	3					
ASRX		b7 b0	INH	57		3					
ASR opr			IX1	67	ff	6		1 1			
ASR opr			IX	77		5	$\sqcup$	Ш		لــــا	
BCC rel	Branch if carry bit clear	?C=0	REL	24	rr	3	_			_	_
BCLR n opr	Clear bit n	Mn ← 0	DIR (b0)	11	dd	5	-	-	-	-	-
			DIR (b1)	13	dd	5					
			DIR (b2)	15	dd	5			1 1		1
			DIR (b3)	17	dd	5					
			DIR (b4)	19	dd	5					
Ī			DIR (b5)	1B	dd	5			1 1		
			DIR (b6)	1D	dd	5					
			DIR (b7)	1F	dd	5			oxdot		
BCS rel	Branch if carry bit set (Same as BLO)	?C=1	REL	25	rr	3	-	-	-	-	-
BEQ rel	Branch if equal	?Z=1	REL	27	rr	3	-	-1		-	-
BHCC rel	Branch if half carry bit clear	?H=0	REL	28	rr	3	-	-	-		-
BHCS rel	Branch if half carry bit set	?H=1	REL	29	rr	3		-		_	-
BHI rel	Branch if higher	?C+Z=0	REL	22	rr	3	_				_
BHS rel	Branch if higher or same	?C=0	REL	24	rr	3	-			$\vdash$	_
BIH rel	Branch if IRQ pin high	? IRQ = 1	REL	2F	rr	3	-				-
BIL rei	Branch if IRQ pin low	? ÎRQ = 0	REL	2E	rr	3	-	$\vdash$	-	<del>  </del>	-
	-						$\vdash$	<del>-</del>			_
BIT rel	Bit test accumulator with memory	(A) • (M)	IMM	A5	ii 	2	-	-	\$	\$	_
			DIR	B5	dd	3					
			EXT	C5	hh II	4			. 1		
			IX2	D5	ee ff	5					
			IX1	E5	ff	4		, 1			
	D		IX	F5		3	ш	Ш	$\sqcup$	igspace	<b>—</b>
BLO rel	Branch if lower (Same as BCS)	?C=1	REL	25	rr	3					_
			וחכו	23	rr	3	l – I	l – I	ı – I	-	-
BLS rel	Branch if lower or same	? C <b>+</b> Z=1	REL				<del></del>				
BLS rel BMC rel	Branch if lower or same Branch if interrupt mask clear	? I = 0	REL	2C	rr	3	Ξ	=		-	_
BLS rel						3	- -		-	- -	<u>-</u> -
BLS rel BMC rel	Branch if interrupt mask clear	? I = 0	REL	2C	rr				<u>-</u> -	- - -	-
BLS rel BMC rel BMI rel	Branch if interrupt mask clear Branch if minus	? I = 0 ? N = 1	REL REL	2C 2B	rr rr	3	Ξ		- - -	1 1 1	- - -

MOTOROLA 12-14

**INSTRUCTION SET** 

MC68HC05P6

## Table 12-12-estate isemite of the fac.

BRCLR n opr rel   I	Operation Branch always Branch if bit n clear Branch if bit n clear	7 1 = 1 ? Mn = 0	Mode for Operand REL DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4)	Opcode 20 01 03 05	ecimal) Operand rr dd rr	Cycles 3 5	H -	<u> </u>	N -	Z	С
BRCLR n opr rel   I	Branch if bit n clear		REL DIR (b0) DIR (b1) DIR (b2) DIR (b3)	20 01 03	rr						
BRCLR n opr rel   I	Branch if bit n clear		DIR (b0) DIR (b1) DIR (b2) DIR (b3)	01 03						_	<del> </del>
BRN rel		: WII = 0	DIR (b1) DIR (b2) DIR (b3)	03	44 11		-	_	=	<u> </u>	±
	Branch never		DIR (b2) DIR (b3)		dd rr	5	-	_	-	_	•
	Branch never		DIR (b3)	1.47	dd rr	5	i 1				
	Branch never		, , ,	07	dd rr	5					l
	Branch never			09	dd rr	5	1 1				l
	Branch never		DIR (b5)	0B	dd rr	5	1 1				l
	Branch never		DIR (b6)	0D	dd rr	5	ıl				
	Branch never		DIR (b7)	0F	dd rr	5	i 1				ļ
		?1=0	REL	21	rr	3	-	_	-	_	+
BHSET HOPF TELL	Branch if bit n set	? Mn = 1	DIR (b0)	00	dd rr	5			<u> </u>	_	1
ĺ	Branch II Dit II Set	f MIII = I	DIR (b1)	02	dd rr	5		_	_	_	*
			DIR (b2)	04	dd rr	5	1 1				i
			DIR (b3)	06	dd rr	5	1 1				l
			DIR (b4)	08	dd rr	5	ıl				ł
			DIR (b4)	08 0A	dd rr	5					
			DIR (b6)	OC	dd rr	5					
			DIR (b7)	0E	dd rr	5					1
DOET none	Set bit n	Mn ← 1	DIR (b0)	10	dd	5	-	_	_	_	├
BSET n opr	Oet DIL []	IMIT C I	DIR (b1)	10	dd	5		_	-	_	-
				14	dd	5	1 1				į
			DIR (b2)		dd	5	1 1				l
			DIR (b3)	16	1 1	5					l
			DIR (b4)	18	dd	5 5	i I				l
			DIR (b5)	1A	dd						
			DIR (b6)	1C	dd	5					ł
		DC + (DC) + 2: puch (DCI)	DIR (b7)	1E	dd	5	$\vdash$				Ь—
BSR rel	Branch to subroutine	$PC \leftarrow (PC) + 2$ ; push (PCL) $SP \leftarrow (SP) - 1$ ; push (PCH) $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$	REL	AD	rr	6	-	-	-	-	-
CLC	Clear carry bit	C ← 0	INH	98		2	-1	-	-	-	0
CLI	Clear interrupt mask	1 ← 0	INH	9A		2	-	0	_	_	T-
CLR opr	Clear register	M ← \$00	DIR	3F	dd	5	-	-	0	1	T-
CLRA		A ← \$00 X ← \$00	INH	4F		3	i I				l
CLRX		M ← \$00	INH	5F		3	ı l				
CLR opr		M ← \$00	IX1	6F	ff	6	1 1				1
CLR opr			IX	7F		5	1 1				l
CMP opr	Compare accumulator with	(A) – (M)	IMM	A1	ii	2	-	_	\$	\$	1
	memory		DIR	B1	dd	3	ıl				l
			EXT	C1	hh II	4	i 1				İ
			IX2	D1	ee ff	5	1 1				1
,			IX1	E1	ff	4					ļ
			ıx	F1		3	i 1				l
COM opr	Complement memory or	$M \leftarrow \overline{M} = \$FF - (M)$	DIR	33	dd	5	-	_	\$	\$	1
COMA	register	$A \leftarrow \overline{A} = \$FF - (A)$	INH	43	1	3	1 1				ł
COMX	(one's complement)	$X \leftarrow \overline{X} = \$FF - (X)$ $M \leftarrow \overline{M} = \$FF - (M)$	INH	53		3					l
COM opr		$M \leftarrow M = 3FF - (M)$ $M \leftarrow \overline{M} = 3FF - (M)$	IX1	63	ff	6					Į.
COM opr			ıx	73		5			[		ĺ
	Compare index register	(X) – (M)	IMM	A3	ii	2	-	_	\$	\$	1
	with memory	V 7 V 27	DIR	B3	dd	3			•		•
			EXT	C3	hh II	4					
			IX2	D3	ee ff	5					
			IX1	E3	11	4					1
			ix	F3	'	3			1		1
DEC opr	Decrement	M ← (M) − 1	DIR	3A	dd	5	-	_	\$	£	<del> </del>
DECOPI	Donement	A ← (À) – 1	INH	4A	ا	3	-	_	*	*	-
DECX		$X \leftarrow (X) - 1$	INH	4A 5A		3			l		Ì
DECX DEC opr		M ←(M) − 1 M ←(M) − 1	IX1	6A	ff	6					
DEC opr		\ \-\(\frac{1}{2}\)	IX I	6A 7A	''	5			1	İ	

# Table 12-12. Instruction Set (Sheet 3 of 4) Freescale Semiconductor, Inc.

Source Form(s)	Operation	Description	Addressing Mode for		Coding	Cycles			ndit		
• • •	·	·	Operand	Opcode	Operand		Н	1	N	Z	С
EOR opr	Exclusive OR accumulator with	$A \leftarrow (A) \oplus (M)$	IMM	A8	ii	2		-	\$	\$	-
	memory		DIR	B8	dd	3					
			EXT	C8	hh II	4					
			IX2	D8	ee ff	5					
			IX1	E8	ff	4					
			IX	F8		3					
INC opr	Increment memory or register	M ← (M) + 1	DIR	3C	dd	5	_	-	\$	\$	-
INCA		$\begin{vmatrix} A \leftarrow (A) + 1 \\ X \leftarrow (X) + 1 \end{vmatrix}$	INH	4C	1	3					
INCX		$M \leftarrow (M) + 1$	INH	5C		3					
INC opr		M ← (M) + 1	IX1	6C	ff	6			1		
INC opr			IX	7C		5					
JMP opr	Unconditional jump	PC ← jump address	DIR	BC	dd	2	-	-	-	-	-
			EXT	CC	hh II	3					1
			IX2	DC	ee ff	4		İ			
			IX1	EC	ff	3					1
			IX	FC		2					1
JSR opr	Jump to subroutine	$PC \leftarrow (PC) + n (n = 1, 2, or 3)$	DIR	BD	dd	5	-	_	-	_	-
•		Push (PCL); SP ← (SP) – 1	EXT	CD	hh II	6					
		Push (PCH); SP ← (SP) – 1 PC ← conditional address	IX2	DD	ee ff	7		İ			1
			IX1	ED	ff	6					
			IX	FD		5			<b>.</b>		
LDA opr	Load accumulator from	A ← (M)	IMM	A6	ii	2	_	-	\$	\$	1 –
·	memory		DIR	В6	dd	3					
			EXT	C6	hh II	4					
			IX2	D6	ee ff	5					
			IX1	E6	ff	4					
			ıx	F6		3					
LDX opr	Load index register from	X ← (M)	IMM	AE	ii	2	_	_	\$	\$	-
-	memory		DIR	BE	dd	3					
			EXT	CE	hh II	4					
			IX2	DE	ee ff	5					
			IX1	EE	ff	4					
			IX	FE		3					
LSL opr	Logical shift left (Same as ASL)		DIR	38	dd	5	- 1	_	\$	\$	\$
LSLA		<u> </u>	INH	48		3					
LSLX		©← <u></u>	INH	58		3					
LSL opr			IX1	68	ff	6					
LSL opr			IX	78		5					
LSR opr	Logical shift right		DIR	34	dd	5	_	-	0	\$	\$
LSRA		_ <del></del>	INH	44		3					
LSRX		0→ <u>□□□□</u> →©	INH	54	1	3					
LSR opr			IX1	64	ff	6					
LSR opr			ıx	74	1	5					
MUL	Unsigned multiply	$X: A \leftarrow (X) \times (A)$	INH	42		11	0	-	-	-	0
NEG opr	Negate memory or register	$M \leftarrow -(M) = \$00 - (M)$	DIR	30	dd	5	_	-	\$	\$	\$
NEGA	(two's complement)	$A \leftarrow -(A) = \$00 - (A)$ $X \leftarrow -(X) = \$00 - (X)$	INH	40		3					
NEGX		$ X \leftarrow \neg(X) = \$00 - (X)$ $ M \leftarrow \neg(M) = \$00 - (M)$	INH	50		3					
NEG opr		$M \leftarrow -(M) = \$00 - (M)$	IX1	60	ff	6					
NEG opr			IX	70		5					
NOP	No operation		INH	9D		2	-	_	-	_	<b> </b>
ORA opr	Inclusive OR accumulator with	$A \leftarrow (A) + (M)$	IMM	AA	ii	2	-	_	\$	Ĵ.	Ι_
	memory	', ',	DIR	ВА	dd	3					
			EXT	CA	hh II	4					
			IX2	DA	ee ff	5					
			IX1	EA	ff	4					
			ix	FA	[ ]	3					
ROL opr	Rotate left through carry		DIR	39	dd	5		_	\$	<b>‡</b>	1
ROLA			INH	49	-	3				•	•
			INH	59		3					
H()   X											1 1
ROLX ROL opr		B7 80	IX1	69	ff	6					1

MOTOROLA 12-16

**INSTRUCTION SET** 

MC68HC05P6

## Table 17-12-estate semitt districtor, Mc.

Source Form(s)	Operation	Description	Addressing Mode for	l .	Coding	Cycles			ndit Code		
` ′	·	·	Operand	Opcode	Operand	,	Н	ı	N	Z	С
ROR opr	Rotate right through carry		DIR	36	dd	5	-	-	\$	\$	1
RORA			INH	46		3					
RORX	}	l rämminen	INH	56		3					
ROR opr		l ", "	IX1	66	ltt	6				ļ	1
ROR opr		1	ix	76		5				i	1
RSP	Reset stack pointer	SP ← \$00FF	INH	9C		2	-	_		-	Ι_
RTI	Return from interrupt	SP ← (SP) + 1; pull (CCR)	INH	80	<u> </u>	9	-	Fro	m St	ack	Ь
	Tietum nom menupt	$SP \leftarrow (SP) + 1$ ; pull (A) $SP \leftarrow (SP) + 1$ ; pull (X) $SP \leftarrow (SP) + 1$ ; pull (PCH) $SP \leftarrow (SP) + 1$ ; pull (PCL)		00		J	\$	\$	\$	\$	\$
RTS	Return from subroutine	SP ← (SP) + 1; pull (PCH) SP ← (SP) + 1; pull (PCL)	INH	81		6	-	-	-	-	-
SBC opr	Subtract memory and carry bit	$A \leftarrow (A) - (M) - C$	IMM	A2	ii	2	-	-	\$	\$	\$
	from accumulator		DIR	B2	dd	3					ľ
			EXT	C2	hh II	4					l
			IX2	D2	ee ff	5					l
	1	j	IX1	E2	ltt .	4	j ,	ŀ			l
		;	IX	F2		3					İ
SEC	Set carry bit	C ← 1	INH	99	l	2	-	_	_	_	1
SEI	Set interrupt mask	I ← 1	INH	9B		2	-	1	_	_	⊢÷
STA opr	Store accumulator in memory	M ← (A)	DIR	B7	dd	4	-	Ė	Ĵ	\$	-
от х орг	Store accumulator in memory	( )	EXT	C7	hh II	5			•	*	
			IX2	D7	ee ff	6					l
		[	IX1	E7	11	5	İ		ŀ	l	1
			lix	F7	<b> </b> ''	4	]			1	l
STOP	Enable IDO: step agaillater		INH	8E		2	_	0	-	<del> -</del>	-
	Enable IRQ; stop oscillator	M. (X)		<u> </u>	-		<u> </u>	-	<u> </u>		<u> </u>
STX opr	Store index register in memory	M ← (X)	DIR	BF	dd	4	-	-	\$	\$	-
	į		EXT	CF	hh II	5					İ
			IX2	DF	ee ff	6		1			ļ
			IX1	EF	ff	5		ł		l	ļ
		(8)	IX	FF	ļ	4	_	<u> </u>	<u> </u>	<u> </u>	<u> </u>
SUB opr	Subtract memory from accumulator	$A \leftarrow (A) - (M)$	IMM	A0	ii	2	-	-	\$	1	1
	accumulator		DIR	B0	dd	3		1	1	ļ	1
	{	1	EXT	C0	hh II	4	[	ĺ	İ	ĺ	1
	1		IX2	D0	ee ff	5	1	ł		1	ļ
			IX1	E0	ff	4			l		l
			IX	F0		3		_			<u> </u>
SWI	Software interrupt	$\begin{array}{l} PC \leftarrow (PC) + 1; \text{ push } (PCL) \\ SP \leftarrow (SP) - 1; \text{ push } (PCH) \\ SP \leftarrow (SP) - 1; \text{ push } (X) \\ SP \leftarrow (SP) - 1; \text{ push } (A) \\ SP \leftarrow (SP) - 1; \text{ push } (CCR) \\ SP \leftarrow (SP) - 1; \text{ i} \leftarrow 1 \\ PCH \leftarrow \text{Interrupt vector hi byte} \\ PCL \leftarrow \text{Int. vector low byte} \end{array}$	INH	83		10		1	-	-	_
TAX	Transfer accumulator to index register	X ← (A)	INH	97		2	-	-	=	-	-
TST opr	Test memory or register for	(M) - \$00	DIR	3D	dd	4	-	-	\$	\$	-
TSTA	negative or zero		INH	4D		3			l	1	1
тѕтх			INH	5D		3	1		l	l	
TST opr		1	IX1	6D	ff	5	ĺ		l	1	ĺ
TST opr			IX	7D		4			l	İ	
TXA	Transfer index register to accumulator	A ← (X)	INH	9F		2	-	-	-	-	-
WAIT	Enable interrupts; halt CPU		INH	8F	T	2	_	0	-	-	-

## 12.4 Opcode Map

Table 12-13 is an opcode map of the M68HC05 instruction set.

	Bit Mani	Bit Manipulation	Branch		Read	d-Modify-Write	Write		Control	trol			Register	Register/Memory			
	DIR	DIR	REL	DIR	HNI	IN	IX1	×	HNI	HNI	W W	DIR	EXT	1X2	1X1	×	
F 0 H	0000	0001	2 0010	0011	0100	0101	0110	0111	1000	9 1001	1010	B 1011	C 1100	D 1101	1110	1111	H L0
0000	BRSET0 3 DIR	BSET0 2	BRA 2 REL	NEG 2 DIR	NEGA 1 INH		NEG 2 IX1	NEG 1X	BTI 1 INH		SUB 2 IMM	SUB 2 DIR	SUB 3 EXT	SUB 3 IX2	SUB 2 IX1	SUB 1	0000
1 0001	BRCLR0 3 DIR	BCLR0 2 DIR	BRN 2 REL						BTS 6		CMP 2	CMP 3 2 DIR	CMP 3 EXT	CMP 3 IX2 2	CMP 4	CMP 3	1 0001
2 0010	BRSET1 3 DIR	BSET1 2 DIR 2	BHI 2 REL		MUL 11						SBC 2 IMM 2	SBC 2	SBC 3 EXT	SBC 3	SBC 4	SBC 3	2 0010
3 0011	BRCLR1 3 DIR	BCLR1 2 DIR	BLS PEL	COM 2	COMA 1 INH	COMX 1 INH	COM 2 IX1	COM 5	SWI 1 INH		CPX 2 IMM 2	CPX 2 DIR	CPX 3 EXT	CPX 6	CPX 4	CPX 3	3
	BRSET2 3 DIR	BSET2 2 DIR 2	BCC 2	LSR 2 DIR	LSRA 1 INH	LSRX 1 INH	LSR 2 IX1	LSR 1			AND 2	AND 3	AND 3 EXT	ന	4 ONP	AND 3	0100
5 0101	BRCLR2 3 DIR	BCLR2 2 DIR 2	BCS 2 REL								BIT 2 IMM 2	BIT 3	BIT 3		BIT 1X1	BIT 3	5 0101
6 0110	BRSET3 3 DIR	BSET3 2 DIR 2	BNE 2 REL	ROR 2 DIR	RORA 1 INH	RORX 1 INH	ROR 2 IX1	ROR 1			LDA 2	LDA 2 DIR		LDA 5 1 1 1 2 2 2 1	LDA 2 IX1	LDA X	6 0110
7	BRCLR3	BCLR3	BEQ 2 REL	ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	ASR 2 IX1	ASB 1		TAX 1 INH		STA 2			STA IX1	STA 4	7 0111
1000	BRSET4 3 DIR	BSET4 E	BHCC 2 REL	LSL/ASL 2 DIR	LSLA 1 INH	LSLX LSLX	LSL/ASL 2 IX1	TSR/ASL	-	CLC 2	EOR 2	EOR 3	EOR 3	EOR E	OR 1X1	EOR IX	1000
	BRCLR4 3 DIR	BCLR4 1	BHCS 2 REL	ROL 2 DIR	ROLA INH	ROLX 1 INH	ROL 2 IX1	ROL 1		SEC 1	ADC 2	ADC 3	ADC EXT	(7)	ADC 4	ADC 3	9
0	BRSET5 3 DIR	BSET5 2 DIR	BPL 2	DEC S	DECA 1 INH	DECX 1 INH	~	DEC 1X		CLI 2	2 OBA 2	ORA 2 DIR	ORA 3 EXT	ဗ	JRA IX1	OBA IX	A 1010
1011	BRCLR5	BCLR5								SEI ,	ADD 2	ADD 2	ADD 3 EXT	(9)	ADD 4	ADD X	B 1011
0	BRSET6	BSET6 2 DIR 2	BMC 2 REL	0	INCA 1	INCX 3	INC 6	INC 5		RSP 1		2 JMP 2 DIR		JMP 3 IX2	JMP 2 IX1	JMP 1X	C 1100
1101	BRCLR6 3 DIR	BCLR6 2 DIR	BMS 2 REL	~	TSTA 1 INH	TSTX 1 INH	TST 2	TST 1		NOP 1	~	JSR 2	JSR 3 EXT	ကျ	JSB 1X1	SB 1	1101
1110	BRSET7 3 DIR	BSET7 2 DIR	N 1						STOP 1 INH		LDX 2		1	LDX 5	LDX 4	LDX 3	1110
111	F BRCLR7	BCLR7 2 DIR 2	BIH 2	CLR 2	CLRA INH	CLRX 3	CLR 6	CLR S	WAIT 1	TXA 2		STX 8	STX 5	<b>ෆ</b>	STX 2 IX1	STX A	T 11
ABBRE	ABBREVIATIONS FOR ADDRESSING MODES	FOR AD	DRESSIN	G MODES								LEGEND	Q				

MOTOROLA

INSTRUCTION SET

MC68HC05P6

Inherent Immediate Direct Extended

EXT EXT

Byte of Opcode in Hexadecimal
Byte of Opcode in Binary
Low Byte of Opcode in Hexadecimal

0000 Low Byte of Opcode in Binary

SUB X

# SECTION 13 ELECTRICAL SPECIFICATIONS

This section contains MCU electrical specifications and timing information.

#### 13.1 Maximum Ratings

The MCU contains circuitry that protects the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in Table 13-1. Keep  $V_{IN}$  and  $V_{OUT}$  within the range  $V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$ . Connect unused inputs to the appropriate logic level, either  $V_{SS}$  or  $V_{DD}$ .

Table 13-1. Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	٧
Input Voltage	VIN	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	٧
Current Drain per Pin (Excluding V <sub>DD</sub> and V <sub>SS</sub> )	l	25	mA
Operating Temperature Range MC68HC05P6P, DW, S (Standard) MC68HC05P6CP, CDW, CS (Extended) MC68HC05P6VP, VDW, VS (Automotive) MC68HC05P6MP, MDW, MS (Automotive)	TA	0 to +70 -40 to +85 -40 to +105 -40 to +125	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C

#### NOTES:

- 1. P = Plastic dual in-line package (PDIP)
- 2. DW = Small outline integrated circuit (SOIC)
- 3. S = Ceramic dual in-line package (Cerdip)
- 4. C = Extended temperature range (-40 to +85 °C)
- 5. V = Automotive temperature range (-40 to +105 °C)
- 6. M = Automotive temperature range (-40 to +125 °C)

#### 13.2 Thermal Characteristics

Table 13-2. Thermal Resistance

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic SOIC	Reua	60 60	°C/W

MC68HC05P6

**ELECTRICAL SPECIFICATIONS** 

**MOTOROLA** 




Figure 13-1. Test Load

#### 13.3 Power Considerations

The average chip junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA}) \tag{1}$$

where:

T<sub>A</sub> = Ambient temperature in °C

θ<sub>JA</sub> = Package thermal resistance, junction to ambient in °C/W

 $P_D = P_{INT} + P_{I/O}$ 

 $P_{INT} = I_{CC} \times V_{CC}$ , watts — chip internal power

P<sub>I/O</sub> = Power dissipation on input and output pins — user-determined

For most applications  $P_{I/O} \ll P_{INT}$  and can be neglected.

The following is an approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected):

$$P_D = K \div (T_J + 273 \,^{\circ}C)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_A \times (T_A + 273 \, ^{\circ}C) + R_{\theta JA} \times P_D$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## Freescale Semiconductor, Inc. 13.4 DC Electrical Characteristics (V<sub>DD</sub> = 5.0 Vdc)

Table 13-3. DC Electrical Characteristics ( $V_{DD} = 5.0 \text{ Vdc}$ )

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage I <sub>LOAD</sub> = 10.0 μA I <sub>LOAD</sub> = -10.0 μA	Vol Voh	 V <sub>DD</sub> = 0.1	_	0.1 —	V
Output High Voltage (I <sub>LOAD</sub> = -0.8 mA) PA7-PA0, PB7/SCK-PB5/SDO, PC7/V <sub>RH</sub> -PC3/AN3, PC2-PC0, PD5, TCMP	Vон	V <sub>DD</sub> – 0.8			٧
Output Low Voltage (I <sub>LOAD</sub> = 1.6 mA) PA7-PA0, PB7/SCK-PB5/SDO, PC7/V <sub>RH</sub> -PC3/AN3, PC2-PC0, PD5, TCMP	Vol			0.4	V
Input High Voltage PA7-PA0, PB7/SCK-PB5/SDO, PC7/VRH-PC3/AN3, PC2-PC0, PD5, PD7/TCAP, IRQ, RESET, OSC1	VIH	0.7 × V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input Low Voltage PA7-PA0, PB7/SCK-PB5/SDO, PC7/VRH-PC3/AN3, PC2-PC0, PD5, PD7/TCAP, IRQ, RESET, OSC1	VIL	V <sub>SS</sub>	_	0.2 × V <sub>DD</sub>	V
Supply Current (NOTES 3-6) RUN WAIT (A/D Converter On) WAIT (A/D Converter Off) STOP 25 °C	I <sub>DD</sub>		3.6 1.8 1.3	7.0 4.0 2.0	mA mA mA
0 to 70°C (Standard) –40 to 125 °C		_ _	_	50 100	μ <b>A</b> μ <b>A</b>
I/O Ports Hi-Z Leakage Current PA7–PA0, PB7–PB5, PC7–PC0, PD5	IιL			±10	μА
A/D Ports Hi-Z Leakage Current	loz			±1	μА
Input Current_ RESET, IRQ, OSC1, PD7/TCAP	lin			±1	μА
Capacitance Ports (As Input or Output) RESET, IRQ	C <sub>OUT</sub> C <sub>IN</sub>	_	_	12 8	pF pF

#### NOTES:

- 1.  $V_{DD}$  = 5.0 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. RUN (operating) I<sub>DD</sub> and WAIT I<sub>DD</sub> measured using external square wave clock source (f<sub>OSC</sub> = 4.2 MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; C<sub>L</sub> = 20 pF on OSC2.
- 4. WAIT  $I_{DD}$  and STOP  $I_{DD}$ : all ports configured as inputs;  $V_{IL} = 0.2 \text{ V}$ ;  $V_{IH} = V_{DD} 0.2 \text{ V}$ .
- 5. STOP  $I_{DD}$  measured with OSC1 = VSS.
- 6. WAIT IDD is affected linearly by the OSC2 capacitance.


# Freescale Semiconductor, Inc. 13.5 DC Electrical Characteristics ( $V_{DD} = 3.3 \text{ Vdc}$ )

Table 13-4. DC Electrical Characteristics ( $V_{DD} = 3.3 \text{ Vdc}$ )

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (I <sub>LOAD</sub> ≤ 10.0 μA)	Vol Voh	 V <sub>DD</sub> = 0.1	_	0.1 —	٧
Output High Voltage (I <sub>LOAD</sub> = -0.2 mA) PA7-PA0, PB7/SCK-PB5/SDO, PC7/V <sub>RH</sub> -PC3/AN3, PC2-PC0, PD5, TCMP	Vон	V <sub>DD</sub> – 0.3	_	_	V
Output Low Voltage (I <sub>LOAD</sub> = 0.4 mA) PA7-PA0, PB7/SCK-PB5/SDO, PC7/V <sub>RH</sub> -PC3/AN3, PC2-PC0, PD5, TCMP	Vol			0.3	V
Input High Voltage PA7-PA0, PB7/SCK-PB5/SDO, PC7/VRH-PC3/AN3, PC2-PC0, PD5, PD7/TCAP, IRQ, RESET, OSC1	ViH	0.7 × V <sub>DD</sub>		$V_{DD}$	V
Input Low Voltage PA7-PA0, PB7/SCK-PB5/SDO, PC7/VRH-PC3/AN3, PC2-PC0, PD5, PD7/TCAP, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>		0.2 × V <sub>DD</sub>	V
Data-Retention Mode Supply Voltage	V <sub>RM</sub>	2.0	_	_	٧
Supply Current (NOTES 3–6) RUN WAIT(A/D Converter On) WAIT (A/D Converter Off) STOP 25°C 0 to 70°C (Standard) -40 to +125 °C	lod	_ _ _ _ _	1.6 0.9 0.4 1.0 —	2.5 1.4 1.0 20 40 50	mA mA mA µA µA
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7/SCK-PB5/SDO, PC7/V <sub>RH</sub> -PC3/AN3, PC2-PC0, PD5	I <sub>IL</sub>			±10	μΑ
Input Current_ RESET, IRQ, OSC1, PD5, PD7/TCAP	lin			±1	μА
Capacitance Ports (As Input or Output) RESET, IRQ, PD5, PD7/TCAP	C <sub>OUT</sub> C <sub>IN</sub>	_		12 8	pF pF

#### NOTES:

- 1.  $V_{DD}$  = 3.3 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$  unless otherwise noted.
- 2. Typical values at midpoint of voltage range, 25°C only.
- 3. RUN (operating)  $I_{DD}$  and WAIT  $I_{DD}$  measured using external square wave clock source ( $f_{OSC} = 2.1$  MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs;  $C_L = 20$  pF on OSC2.
- 4. WAIT  $I_{DD}$  and STOP  $I_{DD}$ : all ports configured as inputs;  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} 0.2 \text{ V}$ .
- 5. STOP  $I_{DD}$  measured with OSC1 =  $V_{SS}$ .
- 6. WAIT IDD is affected linearly by the OSC2 capacitance.






Figure 13-2.  $I_{DD}$  vs Internal Clock Frequency (T = 25 °C)




Figure 13-3. I<sub>DD</sub> vs Internal Clock Frequency (T = -40 °C to +125 °C)

# 13.6 A/D Converter Characters cale Semiconductor, Inc.

Table 13-5. A/D Converter Characteristics

Characteristic	Min	Max	Unit
Resolution	8	8	Bit
Absolute Accuracy (4.0 > V <sub>RH</sub> > V <sub>DD</sub> ) (NOTE 2)		±1-1/2	LSB
Conversion Range (V <sub>RH</sub> Pin)	V <sub>SS</sub>	V <sub>DD</sub>	٧
Conversion Time (Includes Sampling Time) External Clock (XTAL) Internal RC Oscillator (ADRC = 1)	32 32	32 32	t <sub>AD</sub> µs
Monotonicity	Inherent (Within Total Error)		
Zero Input Reading (V <sub>IN</sub> = 0 V)	00	01	Hex
Full-Scale Reading (V <sub>IN</sub> = V <sub>RH</sub> )	F	F	Hex
Sample Acquisition Time (NOTE 3) External Clock (XTAL) Internal RC Oscillator (ADRC) = 1	12	12 12	t <sub>AD</sub> µs
Input Capacitance PC6/AN0, PC5/AN1, PC4/AN2, PC3/AN3	_	12	pF
Analog Input Voltage	V <sub>SS</sub>	V <sub>RH</sub>	V
Input Leakage (NOTE 5) PC6/AN0, PC5/AN1, PC4/AN2, PC3/AN3 V <sub>RH</sub>	=	±1 ±1	μ <b>Α</b> μ <b>Α</b>

- 1.  $V_{DD}$  = 5.0 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- 2. A/D accuracy may decrease proportionately as V<sub>RH</sub> is reduced below 4.0 V.
- 3. Source impedances greater than 10 kohm adversely affect internal RC charging time during input sampling.
- 4. t<sub>AD</sub> = t<sub>CYC</sub> if clock source is MCU.
- 5. The external system error caused by input leakage current is approximately equal to the product of R source and input current.

# 13.7 Control Timing (FreescaledSemiconductor, Inc.

Table 13-6. Control Timing  $(V_{DD} = 5.0 \text{ Vdc})$ 

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal Option External Clock Option	fosc	 dc	4.2 4.2	MHz MHz
Internal Operating Frequency Crystal (fosc ÷ 2) External Clock (fosc ÷ 2)	fop	— dc	2.1 2.1	MHz MHz
Cycle Time	tcyc	480	_	ns
Crystal Oscillator Startup Time	toxov		100	ms
STOP Recovery Startup Time (Crystal Oscillator)	tilch	_	100	ms
RESET Pulse Width	t <sub>RL</sub>	1.5		tcyc
Timer Resolution (NOTE 2)	tRESL	4.0		tcyc
Interrupt Pulse Width Low (Edge-Triggered)	tiLiH	125	_	ns
Interrupt Pulse Period	tıLıL	(NOTE 3)		tcyc
OSC1 Pulse Width	ton, tol	90		ns
RC Oscillator Stabilization Time	tRCON		5	μs
A/D On Current Stabilization Time	tadon		100	μs

- 1.  $V_{DD}$  = 5.0 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- Since a 2-bit prescaler in the timer must count four internal cycles (t<sub>CYC</sub>), this is the limiting minimum factor in determining the timer resolution.
- 3. The minimum period t<sub>ILIL</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine plus 19 t<sub>CYC</sub>.





Figure 13-4. TCAP Timing



- 1. Represents the internal clocking of OSC1 pin.
- 2. External interrupt edge-triggered mask option.
- 3. External interrupt edge- and level-triggered mask option.
- 4. Reset vector shown for timing example.

Figure 13-5. STOP Recovery Timing





Figure 13-6. External Interrupt Timing

# 13.8 Control Timing $(V_{DD} = 3.3 \text{ Vdc})$

Table 13-7. Control Timing  $(V_{DD} = 3.3 \text{ Vdc})$ 

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal Option	fosc	<del>-</del>	2.0	MHz
External Clock Option		dc	2.0	MHz
Internal Operating Frequency Crystal (fosc ÷ 2) External Clock (fosc ÷ 2)	f <sub>OP</sub>	_ dc	1.0 1.0	MHz MHz
Cycle Time	tcyc	1	_	ms
Crystal Oscillator Startup Time	toxov	_	100	ms
STOP Recovery Startup Time (Crystal Oscillator)	tilch	_	100	ms
RESET Pulse Width	t <sub>RL</sub>	1.5	_	tcyc
Timer Resolution (NOTE 2)	t <sub>RESL</sub>	4.0	_	tcyc
Interrupt Pulse Width Low (Edge-Triggered)	tiLiH	250	_	ns
Interrupt Pulse Period	tiLIL	(NOTE 3)	_	tcyc
OSC1 Pulse Width	ton, tol	200		ns


- 1.  $V_{DD}$  = 3.3 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- 2. Because a 2-bit prescaler in the timer must count four internal cycles (t<sub>CYC</sub>), this is the limiting minimum factor in determining the timer resolution.
- 3. The minimum period t<sub>ILIL</sub> should not be less than the number of cycle times it takes to execute the interrupt service routine plus 19 tcyc.



#### NOTES:

1. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 13-7. Power-On Reset Timing



- NOTES:
  - 1. Internal clock, internal address bus, and internal data bus signals are not available externally.
  - 2. Next rising edge of internal clock after rising edge of RESET initiates reset sequence.

Figure 13-8. External Reset Timing

MC68HC05P6

**ELECTRICAL SPECIFICATIONS** 


**MOTOROLA** 

Table 13-8. SIOP Timing  $(V_{DD} = 5.0 \text{ Vdc})$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	fsiop(m) fsiop(s)	0.25 dc	0.25 525	fop kHz
Cycle time Master Slave	tsck(m)	4.0	4.0 1920	tcyc ns
Clock (SCK) Low Time (fop = 2.1 MHz)	tsckl	932		ns
SDO Data Valid Time	t <sub>V</sub>	_	200	ns
SDO Hold Time	tHO	0	_	ns
SDI Setup Time	ts	100	_	ns
SDI Hold Time	tH	100		ns

## NOTES:

- 1.  $V_{DD}$  = 5.0 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- 2.  $f_{OP} = f_{OSC} \div 2 = 2.1$  MHz maximum;  $t_{CYC} = 1 \div f_{OP}$
- 3. In master mode, SCK is generated by dividing the internal clock (fop) by 4.



- 1. This diagram applies to both the master and slave modes of the SIOP.
- 2. Bit order is shown for MSB first option.

Figure 13-9. SIOP Timing

# 13.10 SIOP Timing (VDD Freescale Semiconductor, Inc.

Table 13-9. SIOP Timing  $(V_{DD} = 3.3 \text{ Vdc})$ 


Characteristic	Symbol	Min	Max	Unit
Frequency of operation Master Slave	fsiop(m) fsiop(s)	0.25 dc	0.25 250	f <sub>OP</sub> kHz
Cycle time Master Slave	tsck(m)	4.0 -	4.0 4000	tcyc ns
Clock (SCK) Low Time (fop = 1.0 MHz)	tsckl	1980	_	ns
SDO Data Valid Time	t <sub>V</sub>	_	400	ns
SDO Hold Time	tHO	0	_	ns
SDI Setup Time	ts	200	_	ns
SDI Hold Time	tH	200	_	ns


- 1.  $V_{DD}$  = 3.3 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- 2.  $f_{OP} = 1.0 \text{ MHz maximum}.$

# **SECTION 14** MECHANICAL SPECIFICATIONS

This section gives the dimensions of the plastic dual in-line package (PDIP) and the small outline integrated circuit (SOIC) package.

# 14.1 PDIP





- POSITIONAL TOLERANCE OF LEADS (D),
   SHALL BE WITHIN 0.25mm (0.010) AT
   MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH
- OTHER.
  2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  3. DIMENSION B DOES NOT INCLUDE MOLD
- FLASH.
  4. 710-01 OBSOLETE, NEW STANDARD 710-02.

	MILLIM	IETERS	INCHES	
DIM	MIN	MAX	MIN MAX	
Α	36.45	37.21	1.435	1.465
В	13.72	14.22	0.540 0.56	
С	3.94	5.08	0.155 0.20	
D	0.36	0.56	0.014 0.02	
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
Н	1.65	2.16	0.065 0.0	
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24	BSC	0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

Figure 14-1. Case #710-02






Figure 14-2. Case #751F-03

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- THE MICHIGAN MULD PROTRUSION 0.15 (0.006) PER SIDE. 5751F-01 AND -02 OBSOLETE, NEW STANDARD 751F-03.

	MILLIM	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	17.80	18.05	0.701	0.711
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27 BSC		0.050 BSC	
J	0.229	0.317	0.0090	0.0125
K	0.127	0.292	0.0050	0.0115
M	0°	8°	0°	8°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

# SECTION 15 ORDERING INFORMATION

This section contains instructions for ordering custom-masked ROM MCUs.

# 15.1 MCU Ordering Forms

To initiate an order for a ROM-based MCU, first obtain the current ordering form for the MCU from a Motorola representative. Submit the following items when ordering MCUs:

- A current MCU ordering form that is **completely filled out** (Contact your Motorola sales office for assistance.)
- A signed XC status letter, if applicable (See 15.5 XC Status Letter.)
- A copy of the customer specification if the customer specification deviates from the Motorola specification for the MCU
- Customer's application program on one of the media listed in 15.2
   Application Program Media

The current MCU ordering form is also available through the Motorola Freeware Bulletin Board Service (BBS). The telephone number is (512) 891-FREE. After making the connection, type bbs in lowercase letters and press the return key to start the BBS software.

# 15.2 Application Program Media

Please deliver the application program to Motorola in one of the following media:

- Macintosh®<sup>1</sup> 3-1/2-inch diskette (double-sided 800K or double-sided high-density 1.4M)
- MS-DOS®<sup>2</sup> or PC-DOS®<sup>3</sup> 3-1/2-inch diskette (double-sided 720K or double-sided high-density 1.44M)
- MS-DOS® or PC-DOS® 5-1/4-inch diskette (double-sided double-density 360K or double-sided high-density 1.2M)
- EPROM(s) 2716, 2732, 2764, 27128, 27256, or 27512 (depending on the size of the memory map of the MCU)

Use positive logic for data and addresses.

## 15.2.1 Diskettes

If submitting the application program on a diskette, clearly label the diskette with the following information:

- Customer name
- Customer part number
- Project or product name
- Filename of object code
- Date
- Name of operating system that formatted diskette
- Formatted capacity of diskette

On diskettes, the application program must be in Motorola's S-record format (S1 and S9 records), a character-based object file format generated by M6805 cross assemblers and linkers.

MOTOROLA 15-2

<sup>&</sup>lt;sup>1</sup> Macintosh is a registered trademark of Apple Computer, Inc.

<sup>&</sup>lt;sup>2</sup> MS-DOS is a registered trademark of Microsoft, Inc.

<sup>&</sup>lt;sup>3</sup> PC-DOS is a registered trademark of International Business Machines Corporation.

Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM locations or leave all non-user ROM locations blank. Refer to the current MCU ordering form for additional requirements.

If the memory map has two user ROM areas with the same addresses, then write the two areas in separate files on the diskette. Label the diskette with both filenames.

In addition to the object code, a file containing the source code can be included. Motorola keeps this code confidential and uses it only to expedite ROM pattern generation in case of any difficulty with the object code. Label the diskette with the filename of the source code.

## 15.2.2 **EPROMs**

If submitting the application program in an EPROM, clearly label the EPROM with the following information:

- Customer name
- Customer part number
- Checksum
- Project or product name
- Date

#### NOTE

Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM locations. Refer to the current MCU ordering form for additional requirements.

Freescale Semiconductor, Inc.
Submit the application program in one EPROM large enough to contain the entire memory map. If the memory map has two user ROM areas with the same addresses, then write the two areas on separate EPROMs. Label the EPROMs with the addresses they contain.

Pack EPROMs securely in a conductive IC carrier for shipment. Do not use Styrofoam.

# 15.3 ROM Program Verification

The primary use for the on-chip ROM is to contain the customer's application program. The customer develops and debugs the application program and then submits the MCU order along with his application program.

Motorola inputs the customer's application program code into a computer program that generates a listing verify file. The listing verify file represents the memory map of the MCU. The listing verify file contains the user ROM code and may also contain non-user ROM code, such as self-check code. Motorola sends the customer a computer printout of the listing verify file along with a listing verify form.

To aid the customer in checking the listing verify file, Motorola will program the listing verify file into customer-supplied blank EPROMs or preformatted Macintosh or DOS disks. All original pattern media are filed for contractual purposes and are not returned.

Check the listing verify file thoroughly, then complete and sign the listing verify form and return the listing verify form to Motorola. The signed listing verify form constitutes the contractual agreement for the creation of the custom mask.

# 15.4 ROM Verification Units (RVUs)

After receiving the signed listing verify form, Motorola manufactures a custom photographic mask. The mask contains the customer's application program and is used to process silicon wafers. The application program cannot be changed after the manufacture of the mask begins. Motorola then produces ten MCUs, called RVUs, and sends the RVUs to the customer. RVUs are usually packaged in unmarked ceramic and tested to 5 Vdc at room temperature. RVUs are not tested to environmental extremes because their sole purpose is to demonstrate that the customer's user ROM pattern was properly implemented. The ten RVUs are free of charge with the minimum order quantity but are not production parts. RVUs are not guaranteed by Motorola Quality Assurance.

# 15.5 XC Status Letter

The XC status letter is for customer acknowledgement that the MCU is a pilot production device. As a pilot production device, the MCU part number has an XC prefix. When the MCU meets all of Motorola's formal quality and reliability requirements, the XC prefix is replaced with MC. The MCU ordering form indicates whether or not the MCU order requires an XC status letter.

Date:
То:
Subject: XC Status of Device
This letter requests formal authorization from for Motorola Microcontroller Division to ship XC devices as pilot production MCUs.
The XC prefix indicates that the MCU has yet to meet Motorola's formal quality and reliability requirements and is still in the pilot production phase. The pilot production phase lasts approximately six months as the necessary qualification and stress tests are completed to bring the MCU to fully qualified MC status. The manufacture of XC MCUs is similar to the manufacture of standard production MCUs and includes the following:
<ul> <li>Processing per production shop order</li> <li>100% testing per current data sheet</li> <li>Standard QA inspection and tests</li> <li>Complete traceability</li> <li>Preliminary reliability testing</li> </ul>
This letter requests that a representative of acknowledge by signing below that he understands the XC pilot production status and that he will receive XC pilot production MCUs.
John H. Sayce Reliability and Quality Assurance Manager Advanced Microcontroller Division/CSIC Microcontroller Division
Customer representative: Please sign below and return this letter to the following address:
Motorola CSIC Microcontroller Division 6501 William Cannon Drive West Austin, TX 78735 Mail Drop OE 39
Customer Representative Title

MC68HC05P6

Date

ORDERING INFORMATION

**MOTOROLA** 

#### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



For More Information On This Product,
Go to: www.freetilleleoth